a
FEATURES
23 ns or 65 ns Propagation Delay
Single-Supply Operation
Compatible with 3 V and 5 V Logic
Separate Input and Output Sections
Low Power
Wide Input Range: –5 V to +3.9 V
APPLICATIONS
Battery-Operated Instrumentation
Line Receivers
Level Translators
Read Channel Detection
23 ns and 65 ns
Low Voltage Comparators
CMP401/CMP402
FUNCTIONAL BLOCK DIAGRAM
V
ANALOG+
=
0V OR 5V
V
DIGITAL
=
3V OR 5V
IN+
OUTPUT
IN–
V
ANALOG–
=
+0V OR –5V
NOTE: (V
ANALOG+
) – (V
ANALOG–
)
3V
GENERAL DESCRIPTION
The CMP401 and CMP402 are 23 ns and 65 ns quad comp-
arators with separate input and output supplies. Separate supplies
enable the input stage to be operated from +3 V to as high as
±6
V.
The output can be supplied with either 3 V or 5 V as determined
by the interface logic or available supplies. Independent input
and output supplies combined with fast propagation make the
CMP401 and CMP402 excellent choices for interfacing to
portable instrumentation.
The CMP401 and CMP402 are specified over the extended indus-
trial (–40°C to +125°C) temperature range. Both are available in
narrow
16-lead SOIC
surface-mount packages and 16-lead TSSOP.
50mV
100
90
2v
10
0%
10nS
CMP401: 20 MHz Noninverting Switching, V
IN
=
±
100 mV
REV.
B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2002
CMP401/CMP402–SPECIFICATIONS
ELECTRICAL SPECIFICATIONS
(@ V+
Parameter
INPUT CHARACTERISTICS
Offset Voltage
1
Hysteresis
Input Bias Current
Input Offset Current
Input Common-Mode Voltage Range
Common-Mode Rejection
Large-Signal Voltage Gain
Offset Voltage Drift
OUTPUT CHARACTERISTICS
Output High Voltage
Output Low Voltage
POWER SUPPLY
Power Supply Rejection Ratio
Analog Supply Current – CMP401
Digital Supply Current – CMP401
Analog Supply Current – CMP401
Digital Supply Current – CMP401
Analog Supply Current – CMP402
Digital Supply Current – CMP402
Analog Supply Current – CMP402
Digital Supply Current – CMP402
DYNAMIC PERFORMANCE
Propagation Delay – CMP401
Symbol
V
OS
V
OS
I
B
I
B
I
OS
V
CM
CMRR
A
VO
∆V
OS
/∆T
V
OH
V
OL
PSRR
I
ANA
I
DIG
I
ANA
I
DIG
I
ANA
I
DIG
I
ANA
I
DIG
t
P
t
P
Propagation Delay – CMP402
t
P
t
P
t
P
t
P
ANA
=
V+
DIG
= 5.0 V, V
CM
= 0.1 V, –40 C
≤
T
A
≤
+125 C, unless otherwise noted.)
Conditions
T
A
= 25°C
2
T
A
= 25°C
0
60
10
1
4.6
0.2
60
6.5
2.0
8.0
2.25
1.4
2.0
1.75
2.25
3
4
±
3
4.0
Min
Typ
Max
3
4
Unit
mV
mV
mV
µA
µA
µA
V
dB
V/mV
µV/°C
V
V
dB
mA
mA
mA
mA
mA
mA
mA
mA
0.1 V
≤
V
CM
≤
3.9 V
R
L
= 10 kΩ
I
OH
= –3.2 mA
I
OL
= 3.2 mA
V+
ANA
and V+
DIG
2.7 V to 6 V
T
A
= 25°C
V
O
= 0 V, R
L
=
∞,
T
A
= 25°C
V
O
= 0 V, R
L
=
∞
T
A
= 25°C
V
O
= 0 V, R
L
=
∞,
T
A
= 25°C
V
O
= 0 V, R
L
=
∞
100 mV Step with 20 mV OD
T
A
= 25°C
100 mV Step with 5 mV OD
T
A
= 25°C
100 mV Step with 20 mV OD
100 mV Step with 20 mV OD
T
A
= 25°C
100 mV Step with 5 mV OD
T
A
= 25°C
100 mV Step with 20 mV OD
17
33
23
ns
ns
ns
ns
ns
ns
30
54
60
75
65
ELECTRICAL SPECIFICATIONS
Parameter
INPUT CHARACTERISTICS
Offset Voltage
1
Input Common-Mode Voltage Range
Input Differential Voltage Range
Common-Mode Rejection
OUTPUT CHARACTERISTICS
Output High Voltage
Output Low Voltage
POWER SUPPLY
Power Supply Rejection Ratio
Analog Supply Current – CMP401
Digital Supply Current – CMP401
Analog Supply Current – CMP402
Digital Supply Current – CMP402
DYNAMIC PERFORMANCE
Propagation Delay – CMP401
Propagation Delay – CMP402
(@ V
ANA
= V
DIG
= 3.0 V, V
CM
= 0.1 V, T
A
= 25 C, unless otherwise noted.)
Conditions
Min
Typ
Max
4.5
2.0
Unit
mV
V
V
dB
V
V
dB
mA
mA
mA
mA
ns
ns
Symbol
V
OS
V
CM
V
DIFF
CMRR
V
OH
V
OL
PSRR
I
ANA
I
DIG
I
ANA
I
DIG
t
P
t
P
0.1 V
≤
V
CM
≤
1.9 V
I
OH
= –3.2 mA
I
OL
= 3.2 mA
V+
ANA
and V+
DIG
2.7 V to 6 V
V
O
= 0 V, R
L
=
∞
V
O
= 0 V, R
L
=
∞
100 mV Step with 20 mV OD
100 mV Step with 20 mV OD
0
±
2.0
60
2.6
0.25
60
6
1
1.2
1
32
70
–2–
REV.
B
CMP401/CMP402
ELECTRICAL SPECIFICATIONS
(@ V±
Parameter
INPUT CHARACTERISTICS
Offset Voltage
1
Input Common-Mode Voltage Range
Input Differential Voltage Range
Common-Mode Rejection
Offset Voltage Drift
POWER SUPPLY
Power Supply Rejection Ratio
Analog Supply Current – CMP401
Digital Supply Current – CMP401
Analog Supply Current – CMP402
Digital Supply Current – CMP402
DYNAMIC PERFORMANCE
Propagation Delay – CMP401
Propagation Delay – CMP402
NOTES
1
Offset voltage is defined as (V
OS+
+ V
OS–
)/2.
Specifications subject to change without notice.
ANA
=
±5
V, V
DIG
= 5.0 V, T
A
= 25 C, unless otherwise noted.)
Conditions
V
CM
= 0 V
–4.9 V
≤
V
CM
≤
3.9 V
–5.0
±
8.0
60
1
V±
ANA
±
3 V to
±
6 V
V
O
= 0 V, R
L
=
∞
V
O
= 0 V, R
L
=
∞
100 mV Step with 20 mV OD
100 mV Step with 20 mV OD
60
6.5
2.0
2.0
2.0
23
65
Min
Typ
Max
3
+4.0
Unit
mV
V
V
dB
µV/°C
dB
mA
mA
mA
mA
ns
ns
Symbol
V
OS
V
CM
V
DIFF
CMRR
∆V
OS
/∆T
PSRR
I
ANA
I
DIG
I
ANA
I
DIG
t
P
t
P
5
REV.
B
–3–
CMP401/CMP402
ABSOLUTE MAXIMUM RATINGS
1
Total Analog Supply Voltage . . . . . . . . . . . . . . . . . . . . . . 16 V
Digital Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Analog Positive Supply—Digital Positive Supply . . . . –200 mV
Input Voltage
2
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
±
7 V
Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . . .
±
9 V
Output Short-Circuit Duration to GND . . . . . . . . . Indefinite
Storage Temperature Range
S,
RU Package . . . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Operating Temperature Range
CMP401G, CMP402G . . . . . . . . . . . . . . –40°C to +125°C
Junction Temperature Range
S,
RU Package . . . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Lead Temperature Range (Soldering 60 sec) . . . . . . . . . 300°C
Package Type
16-Lead
SOIC
(S)
16-Lead TSSOP (RU)
JA
3
JC
V+ ANA
V+ DIG
Units
°C/W
°C/W
+IN
–IN
OUT
113
180
37
37
NOTES
1
Absolute Maximum Ratings apply to packaged parts, unless otherwise noted.
2
The analog input voltage is equal to
±
7 V or the analog supply voltage, whichever
is less.
3
JA
is specified for the worst-case conditions, i.e.,
JA
is specified for device soldered
in circuit board for SOIC and TSSOP packages.
V– ANA
DIG GND
Figure 1. Simplified Schematic
PIN CONFIGURATIONS
16-Lead Narrow-SOIC
(S-Suffix)
OUT B
OUT A
V+ DIG
V+ ANA
–IN A
+IN A
–IN B
+IN B
1
2
3
4
5
6
7
8
16 OUT C
15 OUT D
OUT B
OUT A
V+ DIG
V+ ANA
–IN A
+IN A
–IN B
+IN B
8
16-Lead
TSSOP
(RU-Suffix)
1
16
OUT C
OUT D
DIG GND
V– ANA
–IN D
+IN D
–IN C
+IN C
9
CMP401/
402
TOP VIEW
(Not to Scale)
14 DIG GND
13 V– ANA
12 –IN D
11 +IN D
10 –IN C
9 +IN C
CMP401/
402
TOP VIEW
(Not to Scale)
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the CMP401/CMP402 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions
are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
Revision History
Location
Data Sheet changed from REV.
A
to REV.
B.
Page
Location
Data Sheet changed from REV. 0 to REV. A.
Page
Changed
SO-16
to
16-Lead SOIC
. . . . . . . . . . . . .Throughout
Moved Revision History
. . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . 4
Moved Outline Dimensions
. . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . 8
Updated Outline Dimensions
. .
. . . . . . . . . . . . . . . . . . . . . . . . . .
8
Changes to Ordering Guide
. . . . .
. . . . ..
. . . . . . . . . . . . . . .
8
Edits
to GENERAL
DESCRIPTION
. . . . . . . . . . . . . . . . .
. .1
Edits
to
ABSOLUTLE MAXIMUM RATINGS .
. . . . . . .
. .4
Edits
to PACKAGE
TYPE.
. . . . . . . . . . . . . . . . . . . . . . . .
. .
4
Edits
to ORDERING GUIDE . . . . . . . . . . . . . . . . . . . . . .
. .
4
Deleted DICE
CHARACTERISTICS
. . . . . . . . . . . . . . .
. .
4
Edits
to CMP401/CMP402 PIN CONFIRGURATIONS.
.
4
–4–
REV.
B
Typical Performance Characteristics–CMP401/CMP402
40
35
PROPAGATION DELAY – ns
110
+V
AN
= +V
DIG
= 5V
–V
AN
= 0V TO –5V
R
S
50 , C
L
= 15pF
T
A
= 25 C
+P
DELAY
PROPAGATION DELAY – ns
40
+V
AN
= +V
DIG
= 5V
–V
AN
= 0V TO –5V
R
S
50 , C
L
= 15pF
T
A
= 25 C
35
PROPAGATION DELAY – ns
90
80
70
60
+P
DELAY
50
40
30
20
0
10
30
25
20
15
+V
AN
= +V
DIG
= 5V
–V
AN
= 0V TO –5V
R
S
50 , C
L
= 15pF
30
+P
DELAY
25
20
15
10
–50
–P
DELAY
10
5
0
0
10
20
30
40
OVERDRIVE – mV
50
–P
DELAY
–P
DELAY
20
30
40
OVERDRIVE – mV
50
–25
0
25
50
75
TEMPERATURE – C
100
125
TPC 1. CMP401 Propagation Delay
vs. Overdrive
90
80
PROPAGATION DELAY – ns
TPC 2. CMP402 Propagation Delay
vs. Overdrive
30
TPC 3. CMP401 Propagation Delay
vs. Temperature – 5 mV OD
60
50
PROPAGATION DELAY – ns
PROPAGATION DELAY – ns
+V
AN
= +V
DIG
= 5V
–V
AN
= 0V TO –5V
R
S
50 , C
L
= 15pF
25
20
15
–P
DELAY
10
5
0
–50
+V
AN
= +V
DIG
= +5V
–V
AN
= 0V TO –5V
R
S
50 , C
L
= 15pF
–25
0
25
50
75
TEMPERATURE – C
100
125
+P
DELAY
70
+P
DELAY
60
50
40
30
–50
+P
DELAY
40
–P
DELAY
30
20
10
0
–50
+V
AN
= +V
DIG
= 5V
–V
AN
= 0V TO –5V
R
S
50 , C
L
= 15pF
–25
0
25
50
75
TEMPERATURE – C
100
125
–P
DELAY
–25
0
25
50
75
TEMPERATURE – C
100
125
TPC 4. CMP402 Propagation Delay
vs. Temperature – 5 mV OD
90
80
PROPAGATION DELAY – ns
TPC 5. CMP401 Propagation Delay
vs. Temperature – 20 mV OD
TPC 6. CMP402 Propagation Delay
vs. Temperature – 20 mV OD
120
PROPAGATION DELAY – ns
PROPAGATION DELAY – ns
70
60
50
40
30
20
10
0
+V
AN
= +V
DIG
= +V
–V
AN
= 0V TO –5V
T
A
= 25 C
80
100
80
+V
AN
= +V
DIG
= 5V
–V
AN
= 0V TO –5V
T
A
= 25 C
70
60
50
40
+V
AN
= +V
DIG
–V
AN
= 0V TO –5V
R
S
50 , C
L
= 15pF
T
A
= 25 C
+P
DELAY
60
–P
DELAY
40
20
0
+P
DELAY
–P
DELAY
+P
DELAY
30
20
10
0
0
2
3
4
5
POSITIVE SUPPLY VOLTAGE – V
6
–P
DELAY
10
100
1k
10k
SOURCE RESISTANCE –
100k
10
100
1k
10k
SOURCE RESISTANCE –
100k
TPC 7. CMP401 Propagation Delay
vs. Source Resistance – 20 mV OD
TPC 8. CMP402 Propagation Delay
vs. Source Resistance – 20 mV OD
TPC 9. CMP401 Propagation Delay vs.
Supply Voltage – 20 mV OD
REV.
B
–5–
电子竞赛
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
