电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

LTC4301LCDD#PBF

产品描述IC REDRIVER I2C HOTSWAP 2CH 8DFN
产品类别模拟混合信号IC    驱动程序和接口   
文件大小159KB,共12页
制造商Linear ( ADI )
官网地址http://www.analog.com/cn/index.html
标准
下载文档 详细参数 全文预览

LTC4301LCDD#PBF概述

IC REDRIVER I2C HOTSWAP 2CH 8DFN

LTC4301LCDD#PBF规格参数

参数名称属性值
Brand NameLinear Technology
是否Rohs认证符合
厂商名称Linear ( ADI )
零件包装代码DFN
包装说明HVSON, SOLCC8,.11,20
针数8
制造商包装代码DD
Reach Compliance Codecompliant
ECCN代码EAR99
接口集成电路类型INTERFACE CIRCUIT
JESD-30 代码S-PDSO-N8
JESD-609代码e3
长度3 mm
湿度敏感等级1
功能数量1
端子数量8
最高工作温度70 °C
最低工作温度
封装主体材料PLASTIC/EPOXY
封装代码HVSON
封装等效代码SOLCC8,.11,20
封装形状SQUARE
封装形式SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度)260
电源3/5 V
认证状态Not Qualified
座面最大高度0.8 mm
最大压摆率6.2 mA
最大供电电压5.5 V
最小供电电压2.7 V
标称供电电压3.3 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子面层Matte Tin (Sn)
端子形式NO LEAD
端子节距0.5 mm
端子位置DUAL
处于峰值回流温度下的最长时间30
宽度3 mm

文档预览

下载PDF文档
LTC4301L
Hot Swappable 2-Wire
Bus Buffer with Low Voltage
Level Translation
DESCRIPTIO
The LTC
®
4301L hot swappable, 2-wire bus buffer allows
I/O card insertion into a live backplane without corruption
of the data and clock busses. In addition, the LTC4301L
SDAIN and SCLIN pins are compatible with systems with
pull-up voltages as low as 1V. Control circuitry prevents
the backplane from being connected to the card until a
stop bit or a bus idle is present. When the connection is
made, the LTC4301L provides bidirectional buffering,
keeping the backplane and card capacitances isolated.
When driven low, the CS input pin allows the part to
connect after a stop bit or bus idle occurs. Driving CS high
breaks the connection between SCLIN and SCLOUT and
between SDAIN and SDAOUT. A logic high on READY
indicates that the backplane and card sides are connected
together.
The LTC4301L is offered in 8-pin DFN (3mm
×
3mm) and
MSOP packages.
, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.
Protected by U.S. Patents including 7032051.
FEATURES
Level Translates 1V Signals to Standard 3.3V and
5V Logic Rails
Allows Bus Pull-Up Voltages as Low as 1V on
SDAIN and SCLIN
Bidirectional Buffer* for SDA and SCL Lines
Increases Fanout
Prevents SDA and SCL Corruption During Live Board
Insertion and Removal from Backplane
Isolates Input SDA and SCL Line from Output
10kV Human Body Model ESD Protection
Supports Clock Stretching, Arbitration and
Synchronization
High Impedance SDA, SCL Pins for V
CC
= 0V
CS Gates Connection from Input to Output
Compatible with I
2
C
TM
, I
2
C Fast Mode and SMBus
Standards (Up to 400kHz Operation)
Small 8-Pin MSOP and DFN (3mm
×
3mm) Packages
APPLICATIO S
Hot Board Insertion
Servers
Capacitance Buffer/Bus Extender
Desktop Computers
TYPICAL APPLICATIO
1.2V
Input-Output Connection
3.3V
0.01µF
2k
SDA
µP
SCL
2k
SDAIN
SCLIN
CS
GND
GND
4301l TA01a
V
CC
V
CC
SDAOUT
SCLOUT
READY
LTC4301L
10k
10k
SDA
SCL
OUTPUT
SIDE
20pF
0.5V/DIV
INPUT
SIDE
55pF
U
U
U
1µs/DIV
4301 TA01b
4301lfa
1

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2361  2168  1694  534  667  5  52  49  12  21 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved