电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

LTC2380CDE-24#PBF

产品描述IC ADC SAR 24BIT 2MSPS 16DFN
产品类别模拟混合信号IC    转换器   
文件大小1MB,共32页
制造商Linear ( ADI )
官网地址http://www.analog.com/cn/index.html
标准
下载文档 详细参数 选型对比 全文预览

LTC2380CDE-24#PBF概述

IC ADC SAR 24BIT 2MSPS 16DFN

LTC2380CDE-24#PBF规格参数

参数名称属性值
Brand NameLinear Technology
是否Rohs认证符合
厂商名称Linear ( ADI )
零件包装代码DFN
包装说明DFN-16
针数16
制造商包装代码DE
Reach Compliance Codecompliant

文档预览

下载PDF文档
FEATURES
n
n
n
n
n
n
n
n
n
n
n
n
n
LTC2380-24
24-Bit, 1.5Msps/2Msps,
Low Power SAR ADC with
Integrated Digital Filter
DESCRIPTION
The
LTC
®
2380-24
is a low noise, low power, high speed
24-bit successive approximation register (SAR) ADC with
an integrated digital averaging filter. Operating from a 2.5V
supply, the LTC2380-24 has a ±V
REF
fully differential input
range with V
REF
ranging from 2.5V to 5.1V. The LTC2380-
24 consumes only 28mW and achieves ±3.5ppm INL
maximum and no missing codes at 24 bits.
The LTC2380-24 has an easy to use integrated digital
averaging filter that can average 1 to 65536 conversion
results real-time, dramatically improving dynamic range
from 101dB at 1.5Msps to 145dB at 30.5sps. No separate
programming interface or configuration register is required.
The high speed SPI-compatible serial interface supports
1.8V, 2.5V, 3.3V and 5V logic while also featuring a daisy-
chain mode. The LTC2380-24 automatically powers down
between conversions, reducing power dissipation at lower
sampling rates.
L,
LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and
SoftSpan is a trademark of Linear Technology Corporation. All other trademarks are the property
of their respective owners. Protected by U.S. Patents, including 7705765, 7961132, 8319673,
8810443 and Patents pending.
n
Guaranteed 24-Bits No Missing Codes
±0.5ppm INL (Typ)
Integrated Digital Filter with Real-Time Averaging
Low Power: 28mW at 2Msps
100dB SNR (Typ) at 1.5Msps
145dB Dynamic Range (Typ) at 30.5sps
–117dB THD (Typ) at f
IN
= 2kHz
50Hz/60Hz Rejection
Digital Gain Compression (DGC)
Guaranteed Operation to 85°C
Single 2.5V Supply
Fully Differential Input Range Up to ±5V
1.8V to 5V SPI-Compatible Serial I/O with Daisy-
Chain Mode
16-Lead MSOP and 4mm × 3mm DFN Packages
APPLICATIONS
n
n
n
n
n
n
Seismology
Energy Exploration
Medical Imaging
High Speed Data Acquisition
Industrial Process Control
ATE
TYPICAL APPLICATION
Integral Nonlinearity vs Output Code
2.5V
10µF
V
REF
0V
V
REF
0V
6800pF
3300pF
V
DD
IN
+
LTC2380-24
IN
6800pF
REF
2.5V TO 5.1V
GND
OV
DD
1.8V TO 5V
0.1µF
CHAIN
RDL/SDI
SDO
SCK
BUSY
CNV
REF/DGC
238024 TA01
3.0
2.0
INL ERROR (ppm)
1.0
0
–1.0
–2.0
–3.0
+
10
10
SAMPLE CLOCK
V
REF
47µF
(X7R, 1210 SIZE)
–8388608 –4194304 0 4194304 8388607
OUTPUT CODE
238024 TA01b
238024fa
For more information
www.linear.com/LTC2380-24
1

LTC2380CDE-24#PBF相似产品对比

LTC2380CDE-24#PBF LTC2380IDE-24#TRPBF LTC2380IMS-24#TRPBF LTC2380CMS-24#PBF LTC2380CDE-24#TRPBF LTC2380CMS-24#TRPBF LTC2380IDE-24#PBF LTC2380IMS-24#PBF
描述 IC ADC SAR 24BIT 2MSPS 16DFN IC ADC SAR 24BIT 2MSPS 16DFN IC ADC SAR 24BIT 2MSPS 16MSOP IC ADC SAR 24BIT 2MSPS 16MSOP IC ADC SAR 24BIT 2MSPS 16DFN IC ADC SAR 24BIT 2MSPS 16MSOP IC ADC SAR 24BIT 2MSPS 16DFN IC ADC SAR 24BIT 2MSPS 16MSOP
Brand Name Linear Technology Linear Technology Linear Technology Linear Technology Linear Technology Linear Technology Linear Technology Linear Technology
是否Rohs认证 符合 符合 符合 符合 符合 符合 符合 符合
厂商名称 Linear ( ADI ) Linear ( ADI ) Linear ( ADI ) Linear ( ADI ) Linear ( ADI ) Linear ( ADI ) Linear ( ADI ) Linear ( ADI )
零件包装代码 DFN DFN MSOP MSOP DFN MSOP DFN MSOP
包装说明 DFN-16 DFN-16 MSOP-16 MSOP-16 DFN-16 MSOP-16 DFN-16 MSOP-16
针数 16 16 16 16 16 16 16 16
制造商包装代码 DE DE MS MS DE MS DE MS
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant compliant
分享fpga资料!!
fpga好资料!...
尧之裔 FPGA/CPLD
STM32的ADC使用DMA方式时数据被篡改
最近测试时发现STM32的ADC使用DMA方式读到的数据会出现下边的情况 开始怀疑是外界信号产生的高频干扰,经过几天的测试发现这个其实是DMA输出的内存数据中间被插入了额外的数据 通过第二张 ......
littleshrimp stm32/stm8
raw-os 已经更新到1091 版本
raw-os 已经更新到1091 版本,请到官网下载: http://www.raw-os.org/Download.html 修正记录请参考: https://github.com/jorya/raw-os ...
jorya_txj 嵌入式系统
关于PLL被优化的问题
我用PLL产生6个分频,但是同一时间只能使用一个分频时钟,quartus将其他没使用的分频时钟优化掉了,只布线了一个时钟,请问有没有办法不让quartus优化掉暂不使用的时钟呢?...
zhenpeng25 FPGA/CPLD
ECG十个电极和12导联
ECG十个电极和12导联 1.对ECG获取心电图信息不是很了解,ECG只有十个电极为什么称作12导联?电极和导联之间有什么关联? 2.什么叫做右脚驱动?为什么不能用左脚? 3.除了P ......
QWE4562009 测试/测量
想学习一下C6416 有没有什么经典的书籍 介绍这个的
做图像处理 用C6416 想问一下 有没有什么经典的书籍朱门介绍这个芯片以及怎么用的...
wufawutian8866 DSP 与 ARM 处理器

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1837  2792  1527  1607  1677  59  26  43  21  57 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved