74LVC1G123
Rev. 6 — 2 November 2018
Single retriggerable monostable multivibrator;
Schmitt trigger inputs
Product data sheet
1. General description
The 74LVC1G123 is a single retriggerable monostable multivibrator with Schmitt trigger inputs.
Output pulse width is controlled by three methods:
1.
The basic pulse is programmed by selection of an external resistor (R
EXT
) and capacitor (C
EXT
).
2.
Once triggered, the basic output pulse width may be extended by retriggering the gated active
LOW-going edge input (A) or the active HIGH-going edge input (B). By repeating this process,
the output pulse period (Q = HIGH) can be made as long as desired. Alternatively an output
delay can be terminated at any time by a LOW-going edge on input CLR, which also inhibits the
triggering.
3.
An internal connection from CLR to the input gates makes it possible to trigger the circuit by a
HIGH-going signal at input CLR.
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices
as translators in a mixed 3.3 V and 5 V environment. Schmitt trigger inputs, makes the circuit highly
tolerant to slower input rise and fall times.
This device is fully specified for partial power-down applications using I
OFF
. The I
OFF
circuitry
disables the output, preventing the damaging backflow current through the device when it is
powered down.
2. Features and benefits
•
•
•
•
•
•
•
•
•
Wide supply voltage range from 1.65 V to 5.5 V
High noise immunity
±24 mA output drive (V
CC
= 3.0 V)
CMOS low power consumption
DC triggered from active HIGH or active LOW inputs
Retriggerable for very long pulses up to 100 % duty factor
Direct reset terminates output pulse
Schmitt trigger on all inputs
Complies with JEDEC standard:
•
JESD8-7 (1.65 V to 1.95 V)
•
JESD8-5 (2.3 V to 2.7 V)
•
JESD8-B/JESD36 (2.7 V to 3.6 V)
Power-on-reset on outputs
Latch-up performance exceeds 100 mA
Direct interface with TTL levels
Inputs accept voltages up to 5.5 V
ESD protection:
•
HBM JESD22-A114F exceeds 2000 V
•
MM JESD22-A115-A exceeds 200 V
•
CDM JESD22-C101E exceeds 1000 V
Multiple package options
Specified from -40 °C to +85 °C and -40 °C to +125 °C
•
•
•
•
•
•
•
Nexperia
74LVC1G123
Single retriggerable monostable multivibrator; Schmitt trigger inputs
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range Name
74LVC1G123DP
74LVC1G123DC
74LVC1G123GT
74LVC1G123GF
74LVC1G123GN
74LVC1G123GS
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
TSSOP8
VSSOP8
XSON8
XSON8
XSON8
XSON8
Description
Version
plastic thin shrink small outline package; 8 leads; SOT505-2
body width 3 mm; lead length 0.5 mm
plastic very thin shrink small outline package;
8 leads; body width 2.3 mm
plastic extremely thin small outline package;
no leads; 8 terminals; body 1 x 1.95 x 0.5 mm
extremely thin small outline package; no leads;
8 terminals; body 1.35 x 1 x 0.5 mm
extremely thin small outline package; no leads;
8 terminals; body 1.2 x 1.0 x 0.35 mm
extremely thin small outline package; no leads;
8 terminals; body 1.35 x 1.0 x 0.35 mm
SOT765-1
SOT833-1
SOT1089
SOT1116
SOT1203
4. Marking
Table 2. Marking codes
Type number
74LVC1G123DP
74LVC1G123DC
74LVC1G123GT
74LVC1G123GF
74LVC1G123GN
74LVC1G123GS
[1]
Marking code[1]
Y3
Y3
Y3
Y3
Y3
Y3
The pin 1 indicator is located on the lower left corner of the device, below the marking code.
5. Functional diagram
CEXT
6
REXT/CEXT
1
A
Q
2
B
Q
7
5
3
CLR
R
aaa-001871
Fig. 1.
Logic symbol
74LVC1G123
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 6 — 2 November 2018
2 / 25
Nexperia
74LVC1G123
Single retriggerable monostable multivibrator; Schmitt trigger inputs
V
CC
REXT/CEXT
CEXT
CLR
R
CL
V
CC
V
CC
R
Q
CL
R
CL
A
CL
CL
B
R
aaa-001872
Fig. 2.
Logic diagram
6. Pinning information
6.1. Pinning
74LVC1G123
A
1
8
V
CC
74LVC1G123
A
B
CLR
GND
1
2
3
4
aaa-001873
B
2
7
REXT/CEXT
8
7
6
5
V
CC
REXT/CEXT
CEXT
Q
CLR
3
6
CEXT
GND
4
5
Q
aaa-001874
Transparent top view
Fig. 3.
Pin configuration SOT505-2 (TSSOP8) and
SOT765-1 (VSSOP8)
Fig. 4.
Pin configuration SOT833-1, SOT1089, SOT1116
and SOT1203 (XSON8)
74LVC1G123
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 6 — 2 November 2018
3 / 25
Nexperia
74LVC1G123
Single retriggerable monostable multivibrator; Schmitt trigger inputs
6.2. Pin description
Table 3. Pin description
Symbol
A
B
CLR
GND
Q
CEXT
REXT/CEXT
V
CC
Pin
1
2
3
4
5
6
7
8
Description
negative-edge triggered input
positive-edge triggered input
direct reset LOW and positive-edge triggered input
ground (0 V)
active HIGH output
external capacitor connection
external resistor and capacitor connection
supply voltage
7. Functional description
Table 4. Function table
H = HIGH voltage level; L = LOW voltage level; X = don’t care; ↑ = LOW-to-HIGH transition; ↓ = HIGH-to-LOW transition;
= one HIGH level output pulse.
Input
CLR
L
X
X
H
H
↑
[1]
Output
A
X
H
X
L
↓
L
B
X
X
L
↑
H
H
Q
L
L[1]
L[1]
If the monostable was triggered before this condition was established, the pulse continues as programmed.
8. Limiting values
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
V
I
V
O
I
IK
I
OK
I
O
I
CC
I
GND
T
stg
Parameter
supply voltage
input voltage
output voltage
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
Active mode
Power-down mode
V
I
< 0 V
V
O
< 0 V or V
O
> V
CC
V
O
= 0 V to V
CC
[1]
[1]
[1][2]
Conditions
Min
-0.5
-0.5
-0.5
-0.5
-50
-
-
-
-100
-65
Max
+6.5
+6.5
V
CC
+ 0.5
+6.5
-
±50
±50
100
-
+150
Unit
V
V
V
V
mA
mA
mA
mA
mA
°C
74LVC1G123
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 6 — 2 November 2018
4 / 25
Nexperia
74LVC1G123
Single retriggerable monostable multivibrator; Schmitt trigger inputs
Conditions
T
amb
= -40 °C to +125 °C
[3]
Min
-
Max
300
Unit
mW
Symbol
P
tot
[1]
[2]
[3]
Parameter
total power dissipation
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
When V
CC
= 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.
For TSSOP8 package: above 55 °C the value of P
tot
derates linearly with 2.5 mW/K.
For VSSOP8 package: above 110 °C the value of P
tot
derates linearly with 8 mW/K.
For XSON8 packages: above 118 °C the value of P
tot
derates linearly with 7.8 mW/K.
9. Recommended operating conditions
Table 6. Operating conditions
Symbol
Parameter
V
CC
V
I
V
O
T
amb
Δt/ΔV
supply voltage
input voltage
output voltage
ambient temperature
input transition rise and fall rate
V
CC
= 1.65 V to 5.5 V
Active mode
Power-down mode
Conditions
Min
1.65
0
0
0
-40
-
Max
5.5
5.5
V
CC
5.5
+125
1
Unit
V
V
V
V
°C
ms/V
10. Static characteristics
Table 7. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
T
amb
= -40 °C to +85 °C
V
OH
HIGH-level
output voltage
V
I
= V
T+
or V
T-
I
O
= -100 μA; V
CC
= 1.65 V to 5.5 V
I
O
= -4 mA; V
CC
= 1.65 V
I
O
= -8 mA; V
CC
= 2.3 V
I
O
= -12 mA; V
CC
= 2.7 V
I
O
= -24 mA; V
CC
= 3.0 V
I
O
= -32 mA; V
CC
= 4.5 V
V
OL
LOW-level
output voltage
V
I
= V
T+
or V
T-
I
O
= 100 μA; V
CC
= 1.65 V to 5.5 V
I
O
= 4 mA; V
CC
= 1.65 V
I
O
= 8 mA; V
CC
= 2.3 V
I
O
= 12 mA; V
CC
= 2.7 V
I
O
= 24 mA; V
CC
= 3.0 V
I
O
= 32 mA; V
CC
= 4.5 V
I
I
I
OFF
input leakage
current
V
I
= 5.5 V or GND; V
CC
= 0 V to 5.5 V
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.1
0.45
0.3
0.4
0.55
0.55
±2
±2
V
V
V
V
V
V
μA
μA
V
CC
- 0.1
1.2
1.9
2.2
2.4
3.8
-
-
-
-
-
-
-
-
-
-
-
-
V
V
V
V
V
V
Conditions
Min
Typ[1]
Max
Unit
power-off
V
I
or V
O
= 5.5 V; V
CC
= 0 V
leakage current
74LVC1G123
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 6 — 2 November 2018
5 / 25
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
