电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT8209AC-22-25E-166.666660T

产品描述-20 TO 70C, 3225, 25PPM, 2.5V, 1
产品类别无源元件   
文件大小647KB,共15页
制造商SiTime
标准
下载文档 全文预览

SIT8209AC-22-25E-166.666660T概述

-20 TO 70C, 3225, 25PPM, 2.5V, 1

文档预览

下载PDF文档
SiT8209
Ultra-Performance Oscillator
Features
Any frequency between 80.000001 and 220 MHz accurate to
6 decimal places
100% pin-to-pin drop-in replacement to quartz-based oscillators
Ultra-low phase jitter: 0.5 ps (12 kHz to 20 MHz)
Frequency stability as low as ±10 PPM
Industrial or extended commercial temperature range
LVCMOS/LVTTL compatible output
Standard 4-pin packages: 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2,
7.0 x 5.0 mm x mm
Outstanding silicon reliability of 2 FIT or 500 million hour MTBF
Pb-free, RoHS and REACH compliant
Ultra-short lead time
Applications
SATA, SAS, Ethernet, 10-Gigabit Ethernet, SONET, PCI
Express, video, Wireless
Computing, storage, networking, telecom, industrial control
Table 1. Electrical Characteristics
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
[1]
Min.
80.000001
-10
-20
-25
-50
Typ.
1.8
2.5
2.8
3.3
34
30
1.2
100
7
1.5
2
0.5
Max.
220
+10
+20
+25
+50
+70
+85
1.89
2.75
3.08
3.63
36
33
31
30
70
10
55
60
2
10%
30%
250
10
115
10
2
3
1
+1.5
+5
Unit
MHz
PPM
PPM
PPM
PPM
°C
°C
V
V
V
V
mA
mA
mA
mA
µA
µA
%
%
ns
Vdd
Vdd
Vdd
Vdd
kΩ
MΩ
ms
ns
ms
ps
ps
ps
PPM
PPM
Pin 1, OE or
ST
Pin 1, OE or
ST
Extended Commercial
Industrial
Condition
Inclusive of Initial tolerance at 25 °C, and variations over
operating temperature, rated power supply voltage and load
Operating Temperature Range
Supply Voltage
T_use
Vdd
-20
-40
1.71
2.25
2.52
2.97
Supply voltages between 2.5V and 3.3V can be supported.
Contact
SiTime
for guaranteed performance specs for supply
voltages not specified in this table.
Current Consumption
OE Disable Current
Idd
I_OD
No load condition, f = 100 MHz, Vdd = 2.5V, 2.8V or 3.3V
No load condition, f = 100 MHz, Vdd = 1.8V
Vdd = 2.5V, 2.8V or 3.3V, OE = GND, output is Weakly Pulled
Down
Vdd = 1.8 V. OE = GND, output is Weakly Pulled Down
Vdd = 2.5V, 2.8V or 3.3V,
ST
= GND, output is Weakly
Pulled Down
Vdd = 1.8 V.
ST
= GND, output is Weakly Pulled Down
f <= 165 MHz, all Vdds.
f > 165 MHz, all Vdds.
15 pF load, 10% - 90% Vdd
IOH = -6 mA, IOL = 6 mA, (Vdd = 3.3V, 2.8V, 2.5V)
IOH = -3 mA, IOL = 3 mA, (Vdd = 1.8V)
Standby Current
I_std
Duty Cycle
Rise/Fall Time
Output Voltage High
Output Voltage Low
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
DC
Tr, Tf
VOH
VOL
VIH
VIL
Z_in
45
40
90%
70%
2
Pin 1, OE logic high or logic low, or
ST
logic high
Pin 1,
ST
logic low
Measured from the time Vdd reaches its rated minimum value
f = 80 MHz, For other frequencies, T_oe = 100 ns + 3 cycles
In standby mode, measured from the time
ST
pin
crosses 50% threshold. Refer to
Figure 5.
f = 156.25 MHz, Vdd = 2.5V, 2.8V or 3.3V
f = 156.25 MHz, Vdd = 1.8V
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz
25°C
25°C
Startup Time
OE Enable/Disable Time
Resume Time
RMS Period Jitter
RMS Phase Jitter (random)
First year Aging
10-year Aging
T_start
T_oe
T_resume
T_jitt
T_phj
F_aging
-1.5
-5
Note:
1. All electrical specifications in the above table are specified with 15 pF output load and for all Vdd(s) unless otherwise stated.
Rev 1.1
January 2, 2017
www.sitime.com
stm32的flash操作:掉电丢失什么原因
我要实现的功能是波形保存,掉电不丢失。我将采样数据存在flash里面,然后读取输出是没有问题的,可是复位或断电后输出就恒定为高电平。可是数据保存在了flash里面为什么还是会丢失?请做过的朋 ......
雨夏 stm32/stm8
verilog任务调用
虽然任务中不能出现 initial 语句和 always 语句语句, 但任务调用语句可以在 initial 语句 和 always 语句中使用,其语法形式如下: task_id; 其中 task_id是要调用的任务名,端口 1、端口 ......
zxopenljx FPGA/CPLD
fatal error LNK1313: 检测到 ijw/native 模块;无法与 pure 模块链接
正在链接... 7841.LIB(7841.dll) : fatal error LNK1313: 检测到 ijw/native 模块;无法与 pure 模块链接 生成日志保存在“file://d:\Documents and Settings\cbema\My Documents\Visual Stud ......
yushulei 嵌入式系统
没方向了,请高人指点!
本人中专毕业,兄弟们别笑话,以前的老中专还是能学到点东西的,现在工作了6年迷失方向了,不知道自己到底能干什么,到底该干什么。请eeworld上的兄弟给予指导,有同样情况的兄弟们不妨多发俩贴 ......
大漠之洲 嵌入式系统
【平头哥RVB2601创意应用开发】+ 2个DEMO试用
本帖最后由 symic 于 2022-3-11 00:05 编辑 趁着夜色,又开始了测试,这次测试了GUI和音频的demo。 首先是GUI的demo,分析源代码可以看到,主要运行逻辑还是在main.c,自建了一个流程导图 ......
symic 玄铁RISC-V活动专区
使用jrtplib库在arm与pc机之间通信
打算在ARM9,Linux2.4上用jrtplib3.7作嵌入式视频服务,用arm-linux-交叉编译jrtplib没问题. 写了接收端与发送端的程序,在linux上编译和交叉编译生成可执行程序然后在pc机之间,arm之间做测 ......
xieyuanbin ARM技术

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2753  76  1193  1568  810  1  18  52  11  44 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved