1513
FIXED SIP DELAY LINE
T
D
/T
R
= 5
(SERIES 1513)
FEATURES
•
•
•
•
•
•
Fast rise time for high frequency applications
Very narrow device (SIP package)
Stackable for PC board economy
Low profile
Epoxy encapsulated
Meets or exceeds MIL-D-23859C
1 2
data
3
®
delay
devices,
inc.
PACKAGES
6 7
1513-xxz
xx = Delay (T
D
)
z = Impedance Code
GND IN
OUT GND
FUNCTIONAL DESCRIPTION
PIN DESCRIPTIONS
The 1513-series device is a fixed, single-input, single-output, passive
IN
Signal Input
delay line. The signal input (IN) is reproduced at the output (OUT), shifted
OUT Signal Output
by a time (T
D
) given by the device dash number. The characteristic
GND Ground
impedance of the line is given by the letter code that follows the dash
number (See Table). The rise time (T
R
) of the line is 20% of T
D
, and the 3dB bandwidth is given by 1.75 /
T
D
.
SERIES SPECIFICATIONS
•
•
•
•
•
Dielectric breakdown:
Distortion @ output:
Operating temperature:
Storage temperature:
Temperature coefficient:
50 Vdc
10% max.
-55°C to +125°C
-55°C to +125°C
100 PPM/°C
DASH NUMBER SPECIFICATIONS
Part
Number
1513-2.5A
1513-5A
1513-10A
1513-15A
1513-20A
1513-25A
1513-30A
1513-40A
1513-50A
1513-60A
1513-80A
1513-100A
1513-3.5Y
1513-7.5Y
1513-15Y
1513-22.5Y
1513-30Y
1513-37.5Y
1513-45Y
1513-60Y
1513-75Y
1513-90Y
1513-105Y
1513-120Y
1513-135Y
1513-150Y
1513-5B
1513-10B
1513-20B
1513-30B
1513-40B
1513-50B
1513-60B
1513-80B
1513-100B
1513-120B
1513-140B
1513-150B
Delay (ns)
2.5
±
1.0
5.0
±
1.0
10.0
±
1.0
15.0
±
1.0
20.0
±
1.0
25.0
±
1.3
30.0
±
1.5
40.0
±
2.0
50.0
±
2.5
60.0
±
3.0
80.0
±
4.0
100
±
5.0
3.5
±
1.0
7.5
±
1.0
15.0
±
1.0
22.5
±
1.2
30.0
±
1.5
37.5
±
1.9
45.0
±
2.3
60.0
±
3.0
75.0
±
3.8
90.0
±
4.5
105
±
5.3
120
±
6.0
135
±
6.8
150
±
7.5
5.0
±
1.0
10.0
±
1.0
20.0
±
1.0
30.0
±
1.5
40.0
±
2.0
50.0
±
2.5
60.0
±
3.0
80.0
±
4.0
100
±
5.0
120
±
6.0
140
±
7.0
150
±
7.5
Rise Time
(ns)
1.0
1.0
2.0
3.0
4.0
5.0
6.0
8.0
10.0
12.0
16.0
20.0
1.0
1.5
3.0
4.5
6.0
7.5
9.0
12.0
15.0
18.0
21.0
24.0
27.0
30.0
1.0
2.0
4.0
6.0
8.0
10.0
12.0
16.0
20.0
24.0
28.0
30.0
Impedance
(Ω )
Ω
50
50
50
50
50
50
50
50
50
50
50
50
75
75
75
75
75
75
75
75
75
75
75
75
75
75
100
100
100
100
100
100
100
100
100
100
100
100
IN
GND
OUT
GND
Functional Diagram
1
2
6
7
.210
MAX.
.810 MAX.
.020
TYP.
.280
MAX.
.020 TYP.
.600 TYP.
.100
TYP.
.100
MIN.
.010
TYP.
Package Dimensions
©
1997 Data Delay Devices
Doc #97022
2/5/97
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
1513
PASSIVE DELAY LINE TEST SPECIFICATIONS
TEST CONDITIONS
25 C
±
3 C
High = 3.0V typical
Low = 0.0V typical
Source Impedance:
50Ω Max.
Rise/Fall Time:
3.0 ns Max. (measured
at 10% and 90% levels)
Pulse Width (T
D
<= 75ns):
PW
IN
= 100ns
Period
(T
D
<= 75ns):
PER
IN
= 1000ns
Pulse Width (T
D
> 75ns):
PW
IN
= 2 x T
D
Period
(T
D
> 75ns):
PER
IN
= 10 x T
D
o
o
INPUT:
Ambient Temperature:
Input Pulse:
OUTPUT:
R
load
:
C
load
:
Threshold:
10MΩ
10pf
50% (Rising & Falling)
NOTE:
The above conditions are for test only and do not in any way restrict the operation of the device.
PER
IN
PW
IN
T
RISE
INPUT
SIGNAL
90%
50%
10%
T
FALL
V
IH
90%
50%
10%
V
IL
T
FALL
T
RISE
T
RISE
OUTPUT
SIGNAL
90%
50%
10%
T
FALL
V
OH
90%
50%
10%
V
OL
Timing Diagram For Testing
OUT
PULSE
GENERATOR
TRIG
R
IN
IN
DEVICE UNDER
TEST (DUT)
OUT
IN
TRIG
OSCILLOSCOPE
50
Ω
R
IN
= R
OUT
= Z
LINE
R
OUT
Test Setup
Doc #97022
2/5/97
DATA DELAY DEVICES, INC.
Tel: 973-773-2299
Fax: 973-773-9672
http://www.datadelay.com
2
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
