74HCT573DB-Q100J,74HCT573DB-Q100J pdf中文资料,74HCT573DB-Q100J引脚图,74HCT573DB-Q100J电路-Datasheet-电子工程世界

Datasheet> 器件分类 > 半导体> 逻辑> 74HCT573DB-Q100J

74HCT573DB-Q100J: 产品描述IC TRANSP LATCH OCT D 20SSOP; 产品类别半导体逻辑; 文件大小795KB，共20页; 制造商Nexperia; 官网地址https://www.nexperia.com; 标准

下载文档详细参数选型对比全文预览

74HCT573DB-Q100J在线购买

供应商	器件名称	价格	最低购买	库存
	74HCT573DB-Q100J	-	-	点击查看	点击购买

74HCT573DB-Q100J概述

IC TRANSP LATCH OCT D 20SSOP

74HCT573DB-Q100J规格参数

参数名称	属性值
逻辑类型	D 型透明锁存器
电路	8：8
输出类型	三态
电压 - 电源	4.5 V ~ 5.5 V
独立电路	1
延迟时间 - 传播	15ns
电流 - 输出高，低	6mA，6mA
工作温度	-40°C ~ 125°C
安装类型	表面贴装
封装/外壳	20-SSOP（0.209"，5.30mm 宽）
供应商器件封装	20-SSOP

文档预览

下载PDF文档

全文
预览

74HC573-Q100; 74HCT573-Q100

Octal D-type transparent latch; 3-state

Rev. 4 — 26 January 2015

Product data sheet

1. General description

The 74HC573-Q100; 74HCT573-Q100 is a high-speed Si-gate CMOS device and is pin

compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with

JEDEC standard no. 7A.

The 74HC573-Q100; 74HCT573-Q100 has octal D-type transparent latches featuring

separate D-type inputs for each latch and 3-state true outputs for bus-oriented

applications. A latch enable (LE) input and an output enable (OE) input are common to all

latches.

When LE is HIGH, data at the Dn inputs enter the latches. In this condition, the latches are

transparent, i.e. a latch output changes state each time its corresponding D input

changes.

When LE is LOW the latches store the information that was present at the D-inputs a

set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents

of the 8 latches are available at the outputs. When OE is HIGH, the outputs go to the

high-impedance OFF-state. Operation of the OE input does not affect the state of the

latches.

This product has been qualified to the Automotive Electronics Council (AEC) standard

Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits



Automotive product qualification in accordance with AEC-Q100 (Grade 1)



Specified from

40 C

to +85

C

and from

40 C

to +125

C



Input levels:



For 74HC573-Q100: CMOS level



For 74HCT573-Q100: TTL level



Inputs and outputs on opposite sides of package allowing easy interface with

microprocessors



Useful as input or output port for microprocessors and microcomputers



3-state non-inverting outputs for bus-oriented applications



Common 3-state output enable input



Multiple package options



ESD protection:



MIL-STD-883, method 3015 exceeds 2000 V



HBM JESD22-A114F exceeds 2000 V



MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0

)

74HCT573DB-Q100J相似产品对比

	74HCT573DB-Q100J	74HCT573BQ-Q100,11	74HC573DB-Q100J	P0805K2644CG	74HCT573PW-Q100,11	74HCT573D-Q100,118	74HC573PW,118
描述	IC TRANSP LATCH OCT D 20SSOP	IC TRANSP LATCH OCTAL D 20DHVQFN	IC LATCH TRANSP OCT D 3ST 20SSOP	Fixed Resistor, Thin Film, 0.2W, 2640000ohm, 150V, 0.25% +/-Tol, -100,100ppm/Cel, 0805,	IC TRANSP LATCH OCTAL D 20TSSOP	IC TRANSP LATCH OCTAL D 20SOIC	电压-电源：2V ~ 6V 逻辑类型：D 型透明锁存器输出类型：三态系列：74HC
Brand Name	-	Nexperia	Nexperia	-	Nexperia	Nexperia	Nexperia
是否Rohs认证	-	符合	符合	符合	符合	符合	符合
厂商名称	-	Nexperia	Nexperia	-	Nexperia	Nexperia	Nexperia
零件包装代码	-	QFN	SSOP2	-	TSSOP2	SOP	TSSOP2
包装说明	-	2.50 X 4.50 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT764-1, DHVQFN-20	5.30 MM, PLASTIC, MO-150, SOT339-1, SSOP-20	-	4.40 MM, PLASTIC, MO-153, SOT360-1, TSSOP-20	7.50 MM, PLASTIC, MS-013, SOT163-1, SOP-20	TSSOP,
针数	-	20	20	-	20	20	20
制造商包装代码	-	SOT764-1	SOT339-1	-	SOT360-1	SOT163-1	SOT360-1
Reach Compliance Code	-	compliant	compliant	compliant	compliant	compliant	compliant
Samacsys Description	-	74HC(T)573-Q100 - Octal D-type transparant latch; 3-state@en-us	74HC(T)573-Q100 - Octal D-type transparant latch; 3-state@en-us	-	74HC(T)573-Q100 - Octal D-type transparant latch; 3-state@en-us	74HC(T)573-Q100 - Octal D-type transparant latch; 3-state@en-us	NEXPERIA - 74HC573PW,118 - Latch, HC Family, 74HC573, D Type Transparent, Tri State Non Inverted, 35 mA, TSSOP
系列	-	HCT	HC/UH	P0805	HCT	HCT	HC/UH
JESD-30 代码	-	R-PQCC-N20	R-PDSO-G20	-	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20
JESD-609代码	-	e4	-	e4	e4	e4	e4
长度	-	4.5 mm	7.2 mm	-	6.5 mm	12.8 mm	6.5 mm
逻辑集成电路类型	-	BUS DRIVER	BUS DRIVER	-	BUS DRIVER	BUS DRIVER	BUS DRIVER
湿度敏感等级	-	1	-	-	1	1	1
位数	-	8	8	-	8	8	8
功能数量	-	1	1	-	1	1	1
端口数量	-	2	2	-	2	2	2
端子数量	-	20	20	2	20	20	20
最高工作温度	-	125 °C	125 °C	155 °C	125 °C	125 °C	125 °C
最低工作温度	-	-40 °C	-40 °C	-55 °C	-40 °C	-40 °C	-40 °C
输出特性	-	3-STATE	3-STATE	-	3-STATE	3-STATE	3-STATE
输出极性	-	TRUE	TRUE	-	TRUE	TRUE	TRUE
封装主体材料	-	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
封装代码	-	HVQCCN	SSOP	-	TSSOP	SOP	TSSOP
封装形状	-	RECTANGULAR	RECTANGULAR	-	RECTANGULAR	RECTANGULAR	RECTANGULAR
封装形式	-	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE, SHRINK PITCH	SMT	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟（tpd）	-	53 ns	225 ns	-	53 ns	53 ns	225 ns
筛选级别	-	AEC-Q100	AEC-Q100	-	AEC-Q100	AEC-Q100	-
座面最大高度	-	1 mm	2 mm	-	1.1 mm	2.65 mm	1.1 mm
最大供电电压 (Vsup)	-	5.5 V	6 V	-	5.5 V	5.5 V	6 V
最小供电电压 (Vsup)	-	4.5 V	2 V	-	4.5 V	4.5 V	2 V
标称供电电压 (Vsup)	-	5 V	5 V	-	5 V	5 V	5 V
表面贴装	-	YES	YES	-	YES	YES	YES
技术	-	CMOS	CMOS	THIN FILM	CMOS	CMOS	CMOS
温度等级	-	AUTOMOTIVE	AUTOMOTIVE	-	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
端子面层	-	Nickel/Palladium/Gold (Ni/Pd/Au)	-	Gold (Au) - with Nickel (Ni) barrier	Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag)	Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag)	Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式	-	NO LEAD	GULL WING	-	GULL WING	GULL WING	GULL WING
端子节距	-	0.5 mm	0.65 mm	-	0.65 mm	1.27 mm	0.65 mm
端子位置	-	QUAD	DUAL	-	DUAL	DUAL	DUAL
宽度	-	2.5 mm	5.3 mm	-	4.4 mm	7.5 mm	4.4 mm
Base Number Matches	-	1	1	-	1	1	1

74HCT573DB-Q100J

74HCT573DB-Q100J在线购买

74HCT573DB-Q100J概述

74HCT573DB-Q100J规格参数

文档预览

74HCT573DB-Q100J相似产品对比

推荐资源