电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT1602BC-23-33E-10.000000D

产品描述OSC MEMS 10.0000MHZ LVCMOS SMD
产品类别无源元件   
文件大小975KB,共17页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT1602BC-23-33E-10.000000D概述

OSC MEMS 10.0000MHZ LVCMOS SMD

SIT1602BC-23-33E-10.000000D规格参数

参数名称属性值
类型MEMS(硅)
频率10MHz
功能启用/禁用
输出LVCMOS
电压 - 电源3.3V
频率稳定度±50ppm
工作温度-20°C ~ 70°C
电流 - 电源(最大值)4.5mA
安装类型表面贴装
封装/外壳4-SMD,无引线
大小/尺寸0.126" 长 x 0.098" 宽(3.20mm x 2.50mm)
高度 - 安装(最大值)0.032"(0.80mm)
电流 - 电源(禁用)(最大值)4.2mA

文档预览

下载PDF文档
SiT1602B
Low Power, Standard Frequency Oscillator
Features
Applications
52 standard frequencies between 3.57 MHz and 77.76 MHz
100% pin-to-pin drop-in replacement to quartz-based XO
Excellent total frequency stability as low as ±20 ppm
Operating temperature from -40°C to 85°C. For 125°C and/or
-55°C options, refer to
SiT1618, SiT8918, SiT8920
Low power consumption of 3.5 mA typical at 1.8V
Standby mode for longer battery life
Fast startup time of 5 ms
LVCMOS/HCMOS compatible output
Industry-standard packages: 2.0 x 1.6, 2.5 x 2.0, 3.2 x 2.5,
5.0 x 3.2, 7.0 x 5.0 mm x mm
Instant samples with
Time Machine II
and
Field Programmable
Oscillators
Ideal for DSC, DVC, DVR, IP CAM, Tablets, e-Books,
SSD, GPON, EPON, etc
Ideal for high-speed serial protocols such as: USB,
SATA, SAS, Firewire, 100M / 1G / 10G Ethernet, etc.
RoHS and REACH compliant, Pb-free, Halogen-free and
Antimony-free
For AEC-Q100 oscillators, refer to
SiT8924
and
SiT8925
Electrical Characteristics
All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise
stated. Typical values are at 25°C and nominal supply voltage.
Table 1. Electrical Characteristics
Parameters
Output Frequency Range
Symbol
f
Min.
Typ.
Max.
Unit
Condition
Refer to
Table 13
for the exact list of supported frequencies
Frequency Range
52 standard frequencies between
MHz
3.57 MHz and 77.76 MHz
-20
-25
-50
-20
-40
1.62
2.25
2.52
2.7
2.97
2.25
45
90%
Frequency Stability
F_stab
Frequency Stability and Aging
+20
ppm
Inclusive of initial tolerance at 25°C, 1st year aging at 25°C,
and variations over operating temperature, rated power
+25
ppm
supply voltage and load.
+50
ppm
Operating Temperature Range
+70
°C
Extended Commercial
+85
°C
Industrial
Supply Voltage and Current Consumption
1.8
1.98
V
Contact
SiTime
for 1.5V support
2.5
2.75
V
2.8
3.08
V
3.0
3.3
V
3.3
3.63
V
3.63
V
3.8
4.5
mA
No load condition, f = 20 MHz, Vdd = 2.8V to 3.3V
3.7
4.2
mA
No load condition, f = 20 MHz, Vdd = 2.5V
3.5
4.1
mA
No load condition, f = 20 MHz, Vdd = 1.8V
4.2
mA
Vdd = 2.5V to 3.3V, OE = GND, Output in high-Z state
4.0
mA
Vdd = 1.8 V. OE = GND, Output in high-Z state
2.6
4.3
ST = GND, Vdd = 2.8V to 3.3V, Output is weakly pulled down
̅ ̅̅
A
1.4
2.5
ST = GND, Vdd = 2.5V, Output is weakly pulled down
̅ ̅̅
A
0.6
1.3
ST = GND, Vdd = 1.8V, Output is weakly pulled down
̅ ̅̅
A
LVCMOS Output Characteristics
1
1.3
55
2
2.5
2
%
ns
ns
ns
Vdd
All Vdds. See Duty Cycle definition in
Figure 3
and
Footnote 6
Vdd = 2.5V, 2.8V, 3.0V or 3.3V, 20% - 80%
Vdd =1.8V, 20% - 80%
Vdd = 2.25V - 3.63V, 20% - 80%
IOH = -4 mA (Vdd = 3.0V or 3.3V)
IOH = -3 mA (Vdd = 2.8V and Vdd = 2.5V)
IOH = -2 mA (Vdd = 1.8V)
IOL = 4 mA (Vdd = 3.0V or 3.3V)
IOL = 3 mA (Vdd = 2.8V and Vdd = 2.5V)
IOL = 2 mA (Vdd = 1.8V)
Operating Temperature Range
T_use
Supply Voltage
Vdd
Current Consumption
Idd
OE Disable Current
Standby Current
I_OD
I_std
Duty Cycle
Rise/Fall Time
DC
Tr, Tf
Output High Voltage
VOH
Output Low Voltage
VOL
10%
Vdd
Rev 1.04
January 30, 2018
www.sitime.com
ATI催化剂驱动控制中心版本和纯驱动版本之间有什么区别?
对发挥显卡性能和游戏性能区别大吗?...
smnh1 嵌入式系统
一个入门的windowsCE开发资料
资料还是可以,大家支持支持吧....
程序天使 嵌入式系统
2011 电子设计大赛想做小车的 看看吧 有个心理准备
本帖最后由 paulhyde 于 2014-9-15 09:32 编辑 见附件 本帖最后由 liuxiaoming555 于 2011-8-26 03:55 编辑 ] ...
liuxiaoming555 电子竞赛
Boa应用-web网页配置国产A40i开发板
一、简要说明 本文主要讲解A40i Boa应用,适用于飞凌 A40i 系列FETA40i-C核心板 Linux3.10 操作系统,其他平台也可以参考,但是不同平台之间会存在差异,需客户自行修改以适应自己的使用。 ......
小螃蟹呀 ARM技术
MOV   C , P1.1  这条指令的用法,51汇编指令表中没有MOV C, XX 这条指令 呀
本帖最后由 一沙一世 于 2022-7-8 08:39 编辑 MOV C , P1.1 ; 读取P1.1引脚上的电平 MOV C , P1.1 这条指令的用法,51汇编指令表中没有MOV C, XX 这条指令 呀? ...
一沙一世 51单片机
原创|PCB设计中高速信号优化的方法
以LVDS信号为例,说明PCB设计中高速信号的通常优化方法:LVDS(Low Voltage Differential Signaling,低电压差分信号)是一种低摆幅的差分信号技术,它使得信号能在差分PCB线对或平衡电缆上以几百 ......
板儿妹0517 PCB设计

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1051  649  422  1382  782  8  57  54  36  51 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved