电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT3807AI-D3-33EH-24.576000T

产品描述OSC MEMS 24.5760MHZ LVCMOS SMD
产品类别无源元件   
文件大小637KB,共16页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT3807AI-D3-33EH-24.576000T概述

OSC MEMS 24.5760MHZ LVCMOS SMD

SIT3807AI-D3-33EH-24.576000T规格参数

参数名称属性值
类型MEMS VCXO
频率24.576MHz
功能启用/禁用
输出LVCMOS
电压 - 电源3.3V
频率稳定度±50ppm
工作温度-40°C ~ 85°C
电流 - 电源(最大值)33mA
安装类型表面贴装
封装/外壳6-SMD,无引线
大小/尺寸0.276" 长 x 0.197" 宽(7.00mm x 5.00mm)
高度 - 安装(最大值)0.039"(1.00mm)
电流 - 电源(禁用)(最大值)70µA

文档预览

下载PDF文档
SiT3807
Standard Frequency MEMS VCXO
The Smart Timing Choice
The Smart Timing Choice
Features
Applications
30 standard frequencies between 1.544 MHz and 49.152 MHz
100% pin-to-pin drop-in replacement to quartz-based VCXO
Frequency stability as tight as ±25 ppm
Widest pull range options from ±25 ppm to ±200 ppm
Industrial or extended commercial temperature range
Superior pull range linearity of ≤1%, 10 times better than quartz
LVCMOS/LVTTL compatible output
Four industry-standard packages: 2.5 mm x2.0 mm (4-pin),
3.2 mm x 2.5mm (4-pin), 5.0 mm x 3.2 mm (6-pin), 7.0 mm x 5.0 mm
(6-pin)
Instant samples with
Time Machine II
and
field programmable
oscillators
RoHS and REACH compliant, Pb-free, Halogen-free and
Antimony-free
Telecom clock synchronization, instrumentation
Low bandwidth analog PLL, jitter cleaner, clock recovery, audio
Video, 3G/HD-SDI, FPGA, broadband and networking
Electrical Specifications
Parameter
Output Frequency Range
Frequency Stability
Aging
Operating Temperature Range
Table 1. Electrical Characteristics
[1, 2, 3]
Symbol
f
F_stab
F_aging
T_use
Min.
1.544
-25
-50
-5
-20
-40
Supply Voltage
Vdd
1.71
2.25
2.52
2.97
Current Consumption
Standby Current
Idd
I_std
Pull
Range
[5, 6]
PR
VC_U
Typ.
1.8
2.5
2.8
3.3
31
29
Max.
49.152
+25
+50
+5
+70
+85
1.89
2.75
3.08
3.63
33
31
70
10
Unit
MHz
ppm
ppm
ppm
°C
°C
V
V
V
V
mA
mA
A
A
ppm
V
V
V
V
V
kΩ
pF
%
55
2
kHz
%
ns
Vdd
Contact SiTime for 16 kHz and other high bandwidth options
All Vdds. Refer to
Note 11
for definition of Duty Cycle
Vdd = 1.8V, 2.5v, 2.8V or 3.3V, 10% - 90% Vdd level
IOH = -7 mA (Vdd = 3.0V or 3.3V)
IOH = -4 mA (Vdd = 2.8V or 2.5V)
IOH = -2 mA (Vdd = 1.8V)
IOL = 7 mA (Vdd = 3.0V or 3.3V)
IOL = 4 mA (Vdd = 2.8V or 2.5V)
IOL = 2 mA (Vdd = 1.8V)
(408) 328-4400
www.sitime.com
Revised January 8, 2015
No load condition, f = 20 MHz, Vdd = 2.5V, 2.8V or 3.3V
No load condition, f = 20 MHz, Vdd = 1.8V
Vdd = 2.5V, 2.8V, 3.3V, ST = GND, output is Weakly Pulled Down
Vdd = 1.8V, ST = GND, output is Weakly Pulled Down
See the Absolute Pull Range and APR table on
page 10
Vdd = 1.8V, Voltage at which maximum deviation is guaranteed.
Vdd = 2.5V, Voltage at which maximum deviation is guaranteed.
Vdd = 2.8V, Voltage at which maximum deviation is guaranteed.
Vdd = 3.3V, Voltage at which maximum deviation is guaranteed.
Voltage at which minimum deviation is guaranteed.
Additional supply voltages between 2.5V and 3.3V can be
supported. Contact
SiTime
for additional information.
Condition
Refer to
Table 11
for the exact list of supported frequencies
Inclusive of Initial tolerance
[4]
at 25 °C, and variation over
temperature, rated supply voltage and load.
10 years, 25°C
Extended Commercial
Industrial
Frequency Range
Frequency Stability and Aging
Supply Voltage and Current Consumption
VCXO Characteristics
±25, ±50, ±100, ±150, ±200
1.7
2.4
2.7
3.2
Lower Control Voltage
Control Voltage Input Impedance
Control Voltage Input Capacitance
Linearity
Frequency Change Polarity
Control Voltage Bandwidth (-3dB)
Duty Cycle
Rise/Fall Time
Output High Voltage
VC_L
Z_in
C_in
Lin
V_BW
DC
Tr, Tf
VOH
45
90%
100
5
0.1
Positive slope
8
1.5
0.1
1
Upper Control Voltage
LVCMOS Output Characteristics
Output Low Voltage
VOL
10%
Vdd
SiTime Corporation
Rev. 1.01
990 Almanor Avenue, Sunnyvale, CA 94085
EEWORLD大学堂----传感器网络与物联网
传感器网络与物联网:https://training.eeworld.com.cn/course/4181...
老白菜 测试/测量
100M光实现的问题
本人最近在用xilinx的transceiver实现100M光,但是在看802.3协议的时候有个疑问那就是经过4b/5b编码后的idle码是全1的,而且我也没看到协议里有说还要加扰码的,请教一下有没有人知道啊 谢谢了 ......
3008202060 FPGA/CPLD
关于双向DC变换电路设计上的问题
我从学长那里接手的去年电子设计竞赛A题的双向DC变换器,他们设计的电路是这个样子 231836 这是主路部分,有一个情况就是做充电功能的时候(就是右边的三个开关全部闭合,还有S2断开状态。左 ......
多大点事er 电源技术
flash读数据的问题,不知道有没有遇到过?求助
unsigned char Flash_ReadWord(unsigned int Addr) { unsigned int Data; unsigned int *Ptr_segaddr;//指针变量 unsigned int temp=0; if((SEGNOW=512)||(SEGNOW>31&Addr>=64)) //ROM ......
zhahan1990 微控制器 MCU
【四】【FPGA助学系列—NIOS篇】软核也疯狂1—图解NIOS建立
【FPGA助学系列—NIOS篇】软核也疯狂(1)—图解NIOS建立1. NIOS是什么在与NIOS第一次亲密接触之前,你的底线是什么?不是是懂非懂的问NIOS有多快,NIOS能不能替代单片机,而是要搞清楚到 ......
kdy FPGA/CPLD
分析C2000中用I2C 通讯协议与GPIO模拟
I2C总线由两条双向信号线构成,分别为数据线(SDA)以及时钟线(SCL),分别用电阻进行上拉,以实现高低电平之间的切换,进行设备之间的数据交交换。I2C允许的工作电压范围较为宽泛,典型电压基 ......
Aguilera 微控制器 MCU

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2186  295  1556  400  1047  3  51  24  7  56 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved