74LV1T32
2-input single supply translating OR gate
Rev. 1 — 28 November 2017
Product data sheet
1
General description
The 74LV1T32 is a single, level translating 2-input OR gate. The low threshold inputs
support 1.8 V input logic at V
CC
= 3.3 V and can be used in 1.8 V to 3.3 V level up
translation. In addition, the 5 V tolerant input pins enable level down translation (3.3 V
to 2.5 V output at V
CC
= 2.5 V). The output level is referenced to the supply voltage and
supports 1.8 V, 2.5 V, 3.3 V and 5.0 V CMOS levels. The wide V
CC
range permits the
generation of output levels to connect to controllers or processors.
2
Features and benefits
•
Single supply voltage translator at 1.8 V, 2.5 V, 3.3 V and 5.0 V
•
Up translation
–
1.2 V to 1.8 V at V
CC
= 1.8 V
–
1.5 V to 2.5 V at V
CC
= 2.5 V
–
1.8 V to 3.3 V at V
CC
= 3.3 V
–
3.3 V to 5.0 V at V
CC
= 5.0 V
•
Down translation
–
3.3 V to 1.8 V at V
CC
= 1.8 V
–
3.3 V to 2.5 V at V
CC
= 2.5 V
–
5.0 V to 3.3 V at V
CC
= 3.3 V
•
5 V tolerant inputs
•
Latch-up performance exceeds 250 mA per JESD 78 Class II
•
ESD protection:
–
HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2 kV
–
CDM JESD22-C101F exceeds 1 kV
•
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
3
Applications
•
•
•
•
•
Portable applications
PC and notebooks
Automotive
Industrial controller
Telecom
Nexperia
2-input single supply translating OR gate
74LV1T32
4
Ordering information
Package
Temperature range Name
Description
Version
SOT353-1
SOT1226
-40 °C to +125 °C
-40 °C to +125 °C
TSSOP5 plastic thin shrink small outline package; 5 leads;
body width 1.25 mm
X2SON5 plastic thermal enhanced extremely thin small outline
package; no leads; 5 terminals; body 0.8 x 0.8 x 0.35 mm
Table 1. Ordering information
Type number
74LV1T32GW
74LV1T32GX
5
Marking
Marking code
SB
SB
[1]
Table 2. Marking
Type number
74LV1T32GW
74LV1T32GX
[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.
6
Functional diagram
B
1
2
B
A
Y
mna164
4
1
2
≥1
Y
4
A
mna166
mna165
Figure 1. Logic symbol
Figure 2. IEC logic symbol
Figure 3. Logic diagram (one
Schmitt-trigger)
74LVT1T32
All information provided in this document is subject to legal disclaimers.
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 1 — 28 November 2017
2 / 14
Nexperia
2-input single supply translating OR gate
74LV1T32
7
Pinning information
7.1 Pinning
74LV1T32
B
A
GND
1
2
A
2
74LV1T32
5
B
1
3
GND
4
aaa-027732
V
CC
5
V
CC
Y
3
aaa-027731
4
Y
Transparent top view
Figure 4. Pin configuration SOT353-1 (TSSOP5)
Figure 5. Pin configuration SOT1226 (X2SON5)
7.2 Pin description
Table 3. Pin description
Symbol
B
A
GND
Y
V
CC
Pin
1
2
3
4
5
Description
data input
data input
ground (0 V)
data output
supply voltage
8
Functional description
[1]
Table 4. Function table
Input
A
L
L
H
H
Output
B
L
H
L
H
Y
L
H
H
H
[1] H = HIGH voltage level; L = LOW voltage level.
74LVT1T32
All information provided in this document is subject to legal disclaimers.
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 1 — 28 November 2017
3 / 14
Nexperia
2-input single supply translating OR gate
74LV1T32
9
Limiting values
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
V
I
V
O
I
IK
I
OK
I
O
I
CC
I
GND
T
stg
P
tot
[1]
[2]
[3]
[4]
Parameter
supply voltage
input voltage
output voltage
Conditions
[1]
Min
-0.5
-0.5
-0.5
-0.5
-20
-
-
-
-50
-65
[4]
[2] [3]
[2]
Max
+7.0
+7.0
V
CC
+ 0.5
4.6
-
±20
±25
50
-
+150
250
Unit
V
V
V
V
mA
mA
mA
mA
mA
°C
mW
output HIGH or LOW state
output in power-off state
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
total power dissipation
V
I
< 0 V
V
O
< 0 V or V
O
> V
CC
V
O
= 0 V to V
CC
T
amb
= -40 °C to +125 °C
-
If the input current ratings are observed, the minimum input voltage ratings may be exceeded.
If the output current ratings are observed, the output voltage ratings may be exceeded.
This value is limited to 7 V maximum.
For TSSOP5 packages: above 75 °C the value of P
tot
derates linearly with 3.3 mW/K.
For X2SON5 package: above 70 °C the value of P
tot
derates linearly with 3.1 mW/K.
10 Recommended operating conditions
Table 6. Recommended operating conditions
Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
V
I
V
O
T
amb
Δt/ΔV
Parameter
supply voltage
input voltage
output voltage
ambient temperature
input transition rise and fall rate
V
CC
= 1.8 V to 5.0 V
output HIGH or LOW state
Conditions
Min
1.6
0
0
-40
-
Typ
5.0
-
-
+25
-
Max
5.5
5.5
V
CC
+125
20
Unit
V
V
V
°C
ns/V
74LVT1T32
All information provided in this document is subject to legal disclaimers.
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 1 — 28 November 2017
4 / 14
Nexperia
2-input single supply translating OR gate
74LV1T32
11 Static characteristics
Table 7. Static characteristics
Voltages are referenced to GND (ground = 0 V).
Symbol
V
IH
Parameter
HIGH-level
input voltage
Conditions
V
CC
= 1.65 V to 1.8 V
V
CC
= 2.0 V
V
CC
= 2.25 V to 2.5 V
V
CC
= 2.75 V
V
CC
= 3.0 V to 3.3 V
V
CC
= 3.6 V
V
CC
= 4.5 V to 5.0 V
V
CC
= 5.5 V
V
IL
LOW-level
input voltage
V
CC
= 1.65 V to 2.0 V
V
CC
= 2.25 V to 2.75 V
V
CC
= 3.0 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
V
OH
HIGH-level
V
I
= V
IH
or V
IL
;
output voltage
V
CC
= 1.65 V to 5.5 V;
I
O
= -20 μA
V
CC
= 1.65 V; I
O
= -2 mA
V
CC
= 1.8 V; I
O
= -2 mA
V
CC
= 2.3 V; I
O
= -2.3 mA
V
CC
= 2.3 V; I
O
= -3 mA
V
CC
= 2.5 V; I
O
= -3 mA
V
CC
= 3.0 V; I
O
= -3 mA
V
CC
= 3.0 V; I
O
= -5.5 mA
V
CC
= 3.3 V; I
O
= -5.5 mA
V
CC
= 4.5 V; I
O
= -4 mA
V
CC
= 4.5 V; I
O
= -8 mA
V
CC
= 5.0 V; I
O
= -8 mA
25 °C
Min
0.94
0.99
1.135
1.21
1.35
1.47
2.02
2.10
-
-
-
-
V
CC
-0.1
1.28
1.5
2.0
2.0
2.25
2.78
2.6
2.9
4.2
4.1
4.6
Max
-
-
-
-
-
-
-
-
0.58
0.75
0.80
0.80
-
-
-
-
-
-
-
-
-
-
-
-
-40 °C to +85 °C
Min
1.0
1.03
1.18
1.23
1.37
1.48
2.03
2.11
-
-
-
-
V
CC
-0.1
1.21
1.45
2.0
1.93
2.15
2.7
2.49
2.8
4.1
3.95
4.5
Max
-
-
-
-
-
-
-
-
0.55
0.71
0.65
0.80
-
-
-
-
-
-
-
-
-
-
-
-
-40 °C to +125 °C
Min
1.0
1.03
1.18
1.23
1.37
1.48
2.03
2.11
-
-
-
-
V
CC
-0.1
1.21
1.45
2.0
1.93
2.15
2.7
2.49
2.8
4.1
3.95
4.5
Max
-
-
-
-
-
-
-
-
0.55
0.71
0.65
0.80
-
-
-
-
-
-
-
-
-
-
-
-
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
Unit
74LVT1T32
All information provided in this document is subject to legal disclaimers.
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 1 — 28 November 2017
5 / 14
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
