电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

FW-10-03-G-D-285-075-ES

产品描述.050'' BOARD SPACERS
产品类别连接器    连接器   
文件大小852KB,共1页
制造商SAMTEC
官网地址http://www.samtec.com/
标准
下载文档 详细参数 全文预览

FW-10-03-G-D-285-075-ES概述

.050'' BOARD SPACERS

FW-10-03-G-D-285-075-ES规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称SAMTEC
包装说明ROHS COMPLIANT
Reach Compliance Codecompliant
Factory Lead Time2 weeks
其他特性LOW PROFILE, SHROUDED
连接器类型BOARD STACKING CONNECTOR
联系完成配合GOLD (10) OVER NICKEL (50)
联系完成终止GOLD FLASH OVER NICKEL (50)
触点性别MALE
触点材料PHOSPHOR BRONZE
DIN 符合性NO
滤波功能NO
IEC 符合性NO
JESD-609代码e4
MIL 符合性NO
制造商序列号FW
插接信息MULTIPLE MATING PARTS AVAILABLE
混合触点NO
安装方式STRAIGHT
安装类型BOARD
装载的行数2
选件GENERAL PURPOSE
端子节距1.27 mm
端接类型SURFACE MOUNT
触点总数20

文档预览

下载PDF文档
F-219
FW–20–05–F–D–610–065
FW–12–05–G–D–530–101
(1.27 mm) .050"
FW-SM SERIES
SMT MICRO BOARD STACKER
SPECIFICATIONS
For complete specifications and
recommended PCB layouts
see www.samtec.com?FW-SM
Insulator Material:
Black Liquid Crystal Polymer
Terminal Material:
Phosphor Bronze
Plating:
Sn or Au over 50 µ" (1.27 µm) Ni
Operating Temp Range:
-55 °C to +125 °C
RoHS Compliant:
Yes
Board Mates:
CLP, FLE
Cable Mates:
FFSD
Low-profile or
skyscraper styles
APPLICATIONS
Variable
board spacing
MATED
HEIGHT
FW
CLP
PROCESSING
Lead-Free Solderable:
Yes
SMT Lead Coplanarity:
(0.10 mm) .004" max (02-30)
(0.15 mm) .006" max (31-50)*
*(.004" stencil solution
may be available; contact
IPG@samtec.com)
MATED
CLP HEIGHT*
(8.13)
FW-XX-03-X-X-233-065
.320
–02
(9.91)
FW-XX-03-X-X-303-065
.390
*Processing conditions will affect mated height.
LEAD STYLE
FW
(1.27 mm x 1.27 mm)
.050" x .050" micro pitch
Surface
mount
RECOGNITIONS
For complete scope
of recognitions see
www.samtec.com/quality
FW
NO. PINS
PER ROW
LEAD
STYLE
Specify
LEAD
STYLE
from
chart
PLATING
OPTION
D
STACKER
HEIGHT
POST
HEIGHT
OPTION
FILE NO. E111594
ALSO AVAILABLE
(MOQ Required)
• Smaller stack heights
02 thru 50
= Gold flash on post,
Matte Tin on tail
–F
–L
–“XXX”
= Stacker
Height
(in inches)
= Post Height
(in inches)
(1.65 mm)
.065"
minimum
Example:
–065
= (1.65 mm)
.065"
–“XXX”
LEAD STACKER
STYLE HEIGHT
–03
–05
STACKER
HEIGHT
(5.46) (8.51) (7.11) (10.16)
.215 to .335
.280 to .400
(8.64) (15.49) (10.29) (17.15)
.340 to .610
.405 to .675
= 10 µ" (0.25 µm)
Gold on post,
Matte Tin on tail
Example:
–250
= (6.35 mm)
.250"
= End Shroud
(–075 post height only.
Mate only with CLP)
(5.46 mm) .215" to
(15.49 mm) .610"
stacker height only
9 pins/row min.
= End Shroud
with Guide Post
(–075 post height only.
Mate only with CLP.)
(5.46 mm) .215"
to (15.49 mm) .610"
stacker height only)
9 pins/row min.
= Alignment Pin
(3 positions min.)
(5.46 mm) .215" to
(15.75 mm) .620"
stacker height only
= Pick & Place Pad
(5 positions min.)
= Tape & Reel
(Max overall height =
Post+Stacker Height+
Pad+Alignment Pin =
.700 (17.78))
–ES
02
No. of positions x
(1.27) .050
= 10 µ" (0.25 µm)
Gold on post,
Gold flash on tail
100
–G
–EP
(3.42)
.135
(1.27)
.050
01
(1.19)
.047
(1.27) .050
(0.41) .016 SQ
99
(4.76)
.188
POST HEIGHT
(1.65) .065
MIN
(4.27)
.168
(0.76)
.030
(3.45)
.136
x
(5.08)
.200
(4.06)
.160
–A
–ES
(3.05)
.120
(1.91)
.075
DIA
–P
(0.86)
.034
Notes:
For added mechanical stability,
Samtec recommends
mechanical board spacers be
used in applications with gold or
selective gold plated connectors.
Contact ipg@samtec.com for
more information.
This Series is non-standard,
non-returnable.
–P
STACKER
HEIGHT
(2.51)
.099
(2.92)
.115
–TR
–EP
Due to technical progress, all designs, specifications and components are subject to change without notice.
(0.89)
.035
DIA
–A
All parts within this catalog are built to Samtec’s specifications.
Customer specific requirements must be approved by Samtec and identified in a Samtec customer-specific drawing to apply.
WWW.SAMTEC.COM
大神可以帮我看看吗?
不知道为何会一直有这个错,求大神支招 ...
磨人的豆包 FPGA/CPLD
芯片资料
各位好!目前我手上有个贴片元件,封装为SOT-23-5,元件表面丝印内容简单标注为A1,不知大伙可否遇到过类似元件,求该元件的技术资料,非常感谢! hgpwgp@yahoo.com.cn...
黄瓜皮 模拟电子
液晶黑屏
我用的液晶显示器平时显示是正确的 但是偶尔会在初始化之后黑屏了 这样就看不到屏上的信息了 请高手指点一下!! 谢谢...
mdjwmy 嵌入式系统
关于用QuartusII仿真的问题??????
今天遇到一个奇怪的问题:用QuartusII仿真的时候,波形图总是不会出现时钟,就只有电平而已,但是程序确定无误是设定了时钟类型的,仿真的时候也设定了,但就是仿真不了!到底是什么问题呢??...
eeleader FPGA/CPLD
电脑出现乱码怎么办
本帖最后由 xiaomaoge 于 2017-11-4 11:26 编辑 电脑出现乱码怎么办 ...
xiaomaoge 聊聊、笑笑、闹闹
FPGA/DSP设计的四种常用思想与技巧
本文讨论的四种常用FPGA/DSP设计思想与技巧:乒乓操作、串并转换、流水线操作、数据接口同步化,都是FPGA/CPLD逻辑设计的内在规律的体现,合理地采用这些设计思想能在FPGA/CPLD设计工作种取得事 ......
Aguilera 微控制器 MCU

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1688  1635  2069  2213  697  30  21  2  19  48 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved