MIC2550A
Micrel, Inc.
MIC2550A
Universal Serial Bus Transceiver
General Description
The MIC2550A is a single-chip transceiver that complies with
the physical layer specifications for Universal Serial Bus
(USB).
The MIC2550A supports full-speed (12Mbps) and low-speed
(1.5Mbps) operation and introduces superior edge rate con-
trol to produce crisper eye diagrams. As a result, the task of
passing USB compliance testing is made easier.
A unique, patented, dual supply voltage operation allows the
MIC2550A to reference the system I/F I/O signals to a supply
voltage down to 2.5V while independently powered by the
USB V
BUS
. This allows the system interface to operate at its
core voltage without addition of buffering logic and also
reduce system operating current.
Features
• Compliant to USB Specification Revision 2.0 for
low-speed (1.5Mbps) and full-speed (12Mbps) operation
• Compliant to IEC-61000-4.2 (Level 2)
• Operation down to 2.5V
• Dual supply voltage operation
• Integrated speed-select termination supply
• Very low power consumption meets USB suspend-
current requirements
• Small 14-pin TSSOP and 16-pin MLF™ packages
Applications
• Personal digital assistants (PDA)
• Palmtop computers
• Cellular telephones
Ordering Information
Part Number
Standard
Pb-Free
MIC2550ABTS
MIC2550ABML
MIC2550AYTS
MIC2550AYML
Package
14-Pin TSSOP
16-Pin MLF™
System Diagram
System
Supply Voltage
MIC2550A
VIF
VTRM
D+
D–
D–
1µF
SPD VBUS
1.5k
HIGH
SPEED
LOW
SPEED
V
BUS
D+
D–
GND
USB
Interface
Connector
0.47µF
System
Interface
OE#
RCV
VP
VM
SUS
GND
R
S
24Ω
R
S
24Ω
GND
1µF min
10µF max
Cooper Electronics Technologies
41206ESDA SurgX
(See “Applications Information”
for additional suppliers.)
MicroLeadFrame
and MLF are trademarks of Amkor Technology.
SurgX is a registered trademark of Cooper Electronics Technologies.
Micrel, Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel + 1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com
March 2005
1
M9999-031805
MIC2550A
Micrel, Inc.
Pin Configuration
VIF 1
SPD 2
RCV 3
VP 4
VM 5
NC 6
GND 7
14 VBUS
13 NC
12 VTRM
11 D+
10 D–
9 OE#
8 SUS
SPD
RCV
VP
VM
1
2
3
4
5 6 7 8
NC
GND
SUS
NC
NC
VIF
VBUS
NC
16 15 14 13
12
11
10
9
VTRM
D+
D–
OE#
14-Pin TSSOP (TM)
16-Pin MLF™ (ML)
Pin Description
Pin Name
VIF
SPD
RCV
VP
VM
NC
GND
SUS
OE#
Pin Number
MIC2550ABTS
1
2
3
4
5
6, 13
7
8
9
Pin Number
MIC2550ABML
15
1
2
3
4
5, 8, 13 16
6
7
9
System Interface Supply Voltage (Input): Determines logic voltage levels for
system interface signaling to logic controller.
Speed (Input): Edge rate control. Logic high selects full-speed edge rates.
Logic low selects low-speed edge rates.
Receive Data (Output): System interface receive data interface to logic
controller.
Plus (Input/Output): System interface signal to logic controller. If OE# is
logic 1, VP is a receiver output (+); If OE# is logic 0, VP is a driver input (+).
Minus (Input/Output): System interface signal to logic controller. If OE# is
logic 1, VM is a receiver output (–); If OE# is logic 0, VM is a driver input (–).
Not internally connected
Ground: Power supply return and signal reference.
Suspend (Input): Logic high turns off internal circuits to reduce supply
current.
Output Enable (Input): Active low system interface input signal from logic
controller. Logic low causes transceiver to transmit data onto the bus. Logic
high causes the transceiver to receive data from the bus.
USB Differential Data Line – (Input/Output)
USB Differential Data Line + (Input/Output)
Termination Supply (Output): 3.3V speed termination resistor supply output.
USB Supply Voltage (Input): Transceiver supply.
Pin Function
D–
D+
VTRM
VBUS
10
11
12
14
10
11
12
14
M9999-031805
2
March 2005
MIC2550A
Micrel, Inc.
Absolute Maximum Ratings
(Note 1)
Supply Voltage (V
IF
) ................................................... +6.5V
Input Voltage (V
BUS
) ........................ –0.5V(min)/5.5V(max)
Output Current (I
D+
, I
D–
) ...........................................
±50mA
Output Current (all others) .......................................
±15mA
Input Current ............................................................
±50mA
Storage Temperature (T
S
) ......................... –65° to +150°C
ESD,
Note 3
V
BUS
, D+, D– .........................................................
±10kV
All other pins ...........................................................
±2kV
Operating Ratings
(Note 2)
Supply Voltage (V
BUS
) ................................. 4.0V to 5.25V
Temperature Range (T
A
) ........................... –40°C to +85°C
Junction Temperature (T
J
) ........................................ 160°C
Package Thermal Resistance
TSSOP
(θ
JA
) ..................................................... 100°C/W
Electrical Characteristics
(Note 8)
T
A
= 25°C,
bold
values indicate –40°C
≤
T
A
≤
+85°C; typical values at V
BUS
= 5.0V, V
IF
= 3.0V; minimum and maximum values at
V
BUS
= 4.0V to 5.25V,
IF
= 2.5V to 3.6V; unless noted.
V
Symbol
Parameter
Condition
Min
Typ
Max
Units
System and USB Interface DC Characteristics
V
BUS
V
IF
V
IL
V
IH
V
OH
V
OL
I
IL
Symbol
USB Supply Voltage
System I/F Supply Voltage
Low-Level Input Voltage,
Note 4
High-Level Input Voltage,
Note 4
High-Level Output Voltage,
Note 4
Low-Level Output Voltage,
Note 4
Input Leakage Current,
Note 4
Parameter
SPD
1
1
0
I
IF
VIF Supply Current
0
0
1
SUS
0
0
0
0
1
0
OE#
1
0
1
0
0
0
VBUS = 5.25V
VIF = 3.6V
f = 6MHz CLOAD
= 50 pF,
Note 7
f = 750kHz
CLOAD = 600 pF
Note 7
Conditions
Voltage
Load
1
1
1
1
1
325
5
5
5
5
5
650
µA
µA
µA
µA
µA
µA
Min
Typ
I
OH
= 20µA
I
OL
= 20µA
0.85V
IF
0.9V
IF
0.1
±5
Max
4.0
2.5
5.25
5.25
0.15V
IF
V
V
V
V
V
V
µA
Units
0
1
1
0
0
I
VBUS
VBUS Supply Current
0
1
0
0
0
0
0
1
0
0
1
0
1
0
0
0
VBUS = 5.25V
VIF = 3.6V
40
800
3000
230
400
130
75
1100
5000
350
700
200
10
µA
µA
µA
µA
µA
µA
mA
f = 6MHz CLOAD
= 50 pF,
Note 7
f = 750kHz
CLOAD = 600 pF
Note 7
3.0
7.3
0
V
TRM
Termination Voltage
0
0
I
TRM
= 2.5mA
10 pulses
10 pulses
3.6
5
3.6
mA
V
ESD Protection
IEC-1000-4-2 Air Discharge
(D+, D–,
V
BUS
only)
Contact Discharge
±6
±6
kV
kV
March 2005
3
M9999-031805
MIC2550A
Symbol
Parameter
Condition
Min
Typ
Micrel, Inc.
Max
Units
Transceiver DC Characteristics
I
LO
V
DI
V
CM
V
SE
V
OL
V
OH
V
CRS
C
IN
Z
DRV
t
R
t
F
t
R
/t
F
V
CRS
t
R
t
F
t
R
/t
F
V
CRS
t
PVZ
t
PZD
t
PDZ
t
PZV
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
Note 1.
Note 2.
Note 3.
Note 4.
Note 5.
Note 6.
Note 7.
Hi-Z State Data Line Leakage
Differential Input Sensitivity
Differential Common-Mode Range
Single-Ended Receiver Threshold
Receiver Hysteresis,
Note 6
Static Output Low,
Note 5
Static Output High,
Note 5
Output Signal Crossover Voltage
Note 6
Transceiver Capacitance,
Note 6
Driver Output Resistance
0V < V
BUS
< 3.3V, D+, D–, OE# = 1 pins only
|(D+) – (D–)|, V
IN
= 0.8V – 2.5V
Includes V
DI
range
–10
0.2
0.8
0.8
200
+10
µA
V
2.5
2.0
V
V
mV
OE# = 0, R
L
= 1.5kΩ to 3.6V
OE# = 0, R
L
= 15kΩ to GND
2.8
1.3
Pin to GND
Steady state drive,
Note 6
6
0.3
3.6
2.0
20
18
V
V
V
pF
Ω
Low-Speed Driver Characteristics, Note 7
Transition Rise Time
Transition Fall Time
Rise and Fall Time Matching
Output Signal Crossover Voltage
C
L
= 50pF
C
L
= 600pF
C
L
= 50pF
C
L
= 600pF
T
R
÷
T
F
75
300
75
300
80
1.3
125
2.0
ns
ns
ns
ns
%
V
Full-Speed Driver Characteristics, Note 7
Transition Rise Time
Transition Fall Time
Rise and Fall Time Matching
Output Signal Crossover Voltage
C
L
= 50pF
C
L
= 50pF
T
R
÷
T
F
4
4
90
1.3
20
20
111.11
2.0
ns
ns
%
V
Transceiver Timing, Note 7
OE# to RCVR Tri-state Delay
Receiver Tri-state to Transmit Delay
OE# to DRVR Tri-state Delay
Driver Tri-state to Receiver Delay
V+/V– to D+/D– Propagation Delay
V+/V– to D+/D– Propagation Delay
D+/D– to RCV Propagation Delay
D+/D– to RCV Propagation Delay
D+/D– to V+/D– Propagation Delay
D+/D– to V+/D– Propagation Delay
Figure 1
Figure 1
Figure 1
Figure 1
Figure 4
Figure 4
Figure 3
Figure 3
Figure 3
Figure 3
15
15
15
15
15
8
8
15
15
15
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Exceeding the absolute maximum rating may damage the device.
The device is not guaranteed to function outside its operating rating.
Devices are ESD sensitive. Handling precautions recommended. Human body model, 1.5k in series with 100pF.
Applies to the VP, VM, RCV, OE#, SPD, and SUS pins.
Applies to D+, D–.
Not production tested. Guaranteed by design.
Characterized specification(s), but not production tested.
M9999-031805
4
March 2005
MIC2550A
Micrel, Inc.
Timing Diagrams
H
V
OE#
L
t
PVZ
V
P
V
P
/V
M
V
M
t
PZD
V
D+
V
D+
/V
D–
V
D–
t
PZV
Figure 1. Enable and Disable Times
V
D+
Differential
90%
Data
Lines
10%
V
D–
V
CRS
t
R
t
F
Figure 2. Rise and Fall Times
Differential
V
D+
Data
Lines
V
D–
V
OH
Output
V
OL
V
SS
t
PLH
t
PHL
Figure 3. Receiver Propagation Delay D+/D– to RCV, V
P
, and V
M
V
OI
Input
V
OL
V
SS
Differential
V
D+
Data
Lines
V
D–
t
PLH
t
PHL
Figure 4. Driver Propagation Delay V
P
and V
M
to D+/D–
March 2005
5
M9999-031805
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
