74AVC16836A
Rev. 6 — 24 September 2018
20-bit registered driver with inverted register enable and
Dynamic Controlled Outputs; 3-state
Product data sheet
1. General description
The 74AVC16836A is a 20-bit universal bus driver. Data flow is controlled by output enable (OE),
latch enable (LE) and clock inputs (CP).
This product is designed to have an extremely fast propagation delay and a minimum amount of
power consumption.
To ensure the high-impedance state during power up or power down, OE should be tied to V
CC
through a pullup resistor (Live Insertion).
A Dynamic Controlled Output (DCO) circuitry is implemented to support termination line drive
during transient. See
Fig. 5
for typical curves.
2. Features and benefits
•
•
Wide supply voltage range from 1.2 V to 3.6 V
Complies with JEDEC standards:
•
JESD8-7 (1.2 V to 1.95 V)
•
JESD8-5 (1.8 V to 2.7 V)
•
JESD8-1A (2.7 V to 3.6 V)
CMOS low power consumption
Input/output tolerant up to 3.6 V
Dynamic Controlled Output (DCO) circuit dynamically changes output impedance, resulting in
noise reduction without speed degradation
Low inductance multiple V
CC
and GND pins to minimize noise and ground bounce
Power off disables 74AVC16836A outputs, permitting Live Insertion
Integrated input diodes to minimize input overshoot and undershoot
•
•
•
•
•
•
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range Name
74AVC16836ADGG
-40 °C to + 85 °C
Description
Version
SOT364-1
TSSOP56 plastic thin shrink small outline package; 56 leads;
body width 6.1 mm
Nexperia
74AVC16836A
20-bit registered driver with inverted register enable and Dynamic Controlled Outputs; 3-state
4. Functional diagram
OE
CP
LE
1
56
29
EN1
2C3
C3
G2
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
OE
CP
LE
A1
D
LE
CP
aaa-026917
55
54
52
51
49
48
47
45
44
43
42
41
40
38
37
36
34
33
31
30
3D
1
1
2
3
5
6
8
9
10
12
13
14
15
16
17
19
20
21
23
24
26
27
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Y8
Y9
Y10
Y11
Y12
Y13
Y14
Y15
Y16
Y17
Y18
Y19
Y20
A11
A12
A13
A14
A15
A16
A17
Y1
A18
A19
A20
aaa-029024
Fig. 1.
Logic diagram
V
CC
Fig. 2.
Logic symbol (IEEE/IEC)
A1
002aac725
Fig. 3.
Typical input (data or control)
74AVC16836A
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 6 — 24 September 2018
2 / 14
Nexperia
74AVC16836A
20-bit registered driver with inverted register enable and Dynamic Controlled Outputs; 3-state
5. Pinning information
5.1. Pinning
74AVC16836A
OE
Y1
Y2
GND
Y3
Y4
V
CC
Y5
Y6
1
2
3
4
5
6
7
8
9
56 CP
55 A1
54 A2
53 GND
52 A3
51 A4
50 V
CC
49 A5
48 A6
47 A7
46 GND
45 A8
44 A9
43 A10
42 A11
41 A12
40 A13
39 GND
38 A14
37 A15
36 A16
35 V
CC
34 A17
33 A18
32 GND
31 A19
30 A20
29 LE
aaa-029062
Y7 10
GND 11
Y8 12
Y9 13
Y10 14
Y11 15
Y12 16
Y13 17
GND 18
Y14 19
Y15 20
Y16 21
V
CC
22
Y17 23
Y18 24
GND 25
Y19 26
Y20 27
n.c. 28
Fig. 4.
Pin configuration TSSOP56 (SOT364-1)
74AVC16836A
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 6 — 24 September 2018
3 / 14
Nexperia
74AVC16836A
20-bit registered driver with inverted register enable and Dynamic Controlled Outputs; 3-state
5.2. Pin description
Table 2. Pin description
Symbol
A1, A2, A3, A4, A5, A6, A7,
A8, A9, A10, A11, A12, A13,
A14, A15, A16, A17, A18, A19, A20
Y1, Y2, Y3, Y4, Y5, Y6, Y7,
Y8, Y9, Y10, Y11, Y12, Y13,
Y14, Y15, Y16, Y17, Y18, Y19, Y20
n.c.
LE
OE
CP
GND
V
CC
Pin
55, 54, 52, 51, 49, 48, 47,
45, 44, 43, 42, 41, 40,
38, 37, 36, 34, 33, 31, 30
2, 3, 5, 6, 8, 9, 10,
12, 13, 14, 15, 16, 17,
19, 20, 21, 23, 24, 26, 27
28
29
1
56
4, 11, 18, 25, 32, 39, 46, 53
7, 22, 35, 50
Description
data inputs
data outputs
not connected
latch enable input (active LOW)
output enable input (active LOW)
clock input
(LOW-to-HIGH, edge-triggered)
ground (0 V)
supply voltage
6. Functional description
Table 3. Function selection
H = HIGH voltage level; L = LOW voltage level; X = Don’t care; Z = high-impedance OFF-state; ↑ = LOW to HIGH level
transition.
Inputs
OE
H
L
L
L
L
L
L
[1]
[2]
Outputs
LE
X
L
L
H
H
H
H
CP
X
X
X
↑
↑
H
L
An
X
L
H
L
H
X
X
Yn
Z
L
H
L
H
Y
0
[1]
Y
0
[2]
Output level before the indicated steady-state input conditions were established, provided that CP is high before LE goes low.
Output level before the indicated steady-state input conditions were established.
7. Limiting values
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
CC
I
IK
V
I
I
OK
V
O
I
O
supply voltage
input clamping current
input voltage
output clamping current
output voltage
output current
V
O
> V
CC
or V
O
< 0 V
output HIGH or LOW
output 3-state
V
O
= 0 V to V
CC
[1]
[1]
V
I
< 0 V
[1]
Conditions
Min
-0.5
-50
-0.5
-
-0.5
-0.5
-
Max
+4.6
-
+4.6
±50
+4.6
±50
Unit
V
mA
V
mA
V
mA
V
CC
+ 0.5 V
74AVC16836A
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 6 — 24 September 2018
4 / 14
Nexperia
74AVC16836A
20-bit registered driver with inverted register enable and Dynamic Controlled Outputs; 3-state
Conditions
Min
-
-100
-65
T
amb
= −40 °C to +85 °C
[2]
-
Max
100
-
+150
600
Unit
mA
mA
°C
mW
Symbol Parameter
I
CC
I
GND
T
stg
P
tot
[1]
[2]
supply current
ground current
storage temperature
total power dissipation
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
Above 55 °C the value of P
tot
derates linearly with 8 mW/K.
8. Recommended operating conditions
Table 5. Recommended operating conditions
Symbol Parameter
Conditions
V
CC
supply voltage
for low-voltage applications
according to JEDEC Low Voltage
Standards
Min
1.2
1.65
2.3
3.0
V
I
V
O
T
amb
Δt/ΔV
input voltage
output voltage
ambient temperature
input transition rise and fall rate
output HIGH or LOW
output 3-state
in free air
V
CC
= 1.65 V to 2.3 V
V
CC
= 2.3 V to 3.0 V
V
CC
= 3.0 V to 3.6 V
0
0
0
−40
0
0
0
Typ
-
-
-
-
-
-
-
-
-
-
-
Max
3.6
1.95
2.7
3.6
3.6
V
CC
3.6
+85
30
20
10
Unit
V
V
V
V
V
V
V
°C
ns/V
ns/V
ns/V
9. Static characteristics
Table 6. Static characteristics
At recommended operating conditions; T
amb
= −40 °C to +85 °C; Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
IH
HIGH-level input
voltage
Conditions
V
CC
= 1.2 V
V
CC
= 1.65 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 3.0 V to 3.6 V
V
IL
LOW-level input
voltage
V
CC
= 1.2 V
V
CC
= 1.65 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 3.0 V to 3.6 V
Min
V
CC
0.65 × V
CC
1.7
2.0
-
-
-
-
Typ[1]
-
0.9
1.2
1.5
-
0.9
1.2
1.5
Max
-
-
-
-
GND
0.7
0.8
Unit
V
V
V
V
V
V
V
0.35 × V
CC
V
74AVC16836A
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 6 — 24 September 2018
5 / 14
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
