Technical Data
4362
Effective December 2015
Supersedes January 2012
CPL,CPLA, and CPLE
Multi-phase power inductors
Applications
•
For exclusive use with Volterra® or Maxim®
VPR-Devices
Environmental Data
•
Storage temperature range (component):
-40°C to +125°C
Operating temperature range: -40°C to +125°C
(ambient plus self-temperature rise)
Solder reflow temperature: J-STD-020D
compliant
•
•
Product description
•
•
•
High current multi-phase inductor applications
50nH per phase coupled inductor
CPLA Family features acoustic noise dampening
properties
CPLE Family features optimized core material
for enhanced light load efficiency
Ferrite core material
Frequency range up to 2MHz
Patents pending
Halogen free, lead free and RoHS compliant
Pb
HF
FREE
Volterra® is a registered trademark of Volterra Semiconductor, LLC.
Maxim® is a registered trademark of Maxim Integrated Devices, Inc.
HALOGEN
•
•
•
•
•
Technical Data
4362
Effective December 2015
CPL,CPLA, and CPLE
Multi-phase power inductors
Product Specifications
Function Specifications
DCR (Ω)
Nom.
@25°C
DCR (Ω)
Max.
@25°C
Rated
Inductance per
Phase
3
(nH)
I Rated
per Phase
3
(ADC)
Test Specifications
Magnetizing
Inductance
2
(nH) @ 5ADC
(25°C)
Part Number
4,5
Inductor
phases
Pin
numbers
OCL
1,2
(nH)
Pin
numbers
OCL
1,2
(nH)
CPL Family—Standard
CPL-2-50TR-R
CPL-3-50TR-R
CPL-4-50TR-R
CPL-5-50TR-R
CPL-6-50TR-R
2
3
4
5
6
0.0005
0.0005
0.0005
0.0005
0.0005
0.0006
0.0006
0.0006
0.0006
0.0006
50 ± 20%
50 ± 20%
50 ± 20%
50 ± 20%
50 ± 20%
40
40
40
40
40
(1-2)
(3-4)
(3-4), (5-6)
(3-4), (5-6), (7-8)
(3-4), (5-6),
(7-8), (9-10)
(1-2)
(3-4)
(3-4), (5-6)
(3-4), (5-6), (7-8)
(1-2)
(3-4)
(3-4), (5-6)
(3-4), (5-6), (7-8)
365 ±18%
490 ±20%
490 ±20%
490 ±20%
490 ±20%
(3-4)
(1-2), (5-6)
(1-2), (7-8)
(1-2), (9-10)
(1-2), (11-
12)
(3-4)
(1-2), (5-6)
(1-2), (7-8)
(1-2), (9-10)
(3-4)
(1-2), (5-6)
(1-2), (7-8)
(1-2), (9-10)
365 ±18%
365 ±18%
365 ±18%
365 ±18%
365 ±18%
300
400
400
400
400
CPLA Family—Acoustic Noise Dampening
CPLA-2-50TR-R
CPLA-3-50TR-R
CPLA-4-50TR-R
CPLA-5-50TR-R
CPLE-2-50TR-R
CPLE-3-50TR-R
CPLE-4-50TR-R
CPLE-5-50TR-R
2
3
4
5
2
3
4
5
0.0005
0.0005
0.0005
0.0005
0.0005
0.0005
0.0005
0.0005
0.0006
0.0006
0.0006
0.0006
0.0006
0.0006
0.0006
0.0006
50 ± 20%
50 ± 20%
50 ± 20%
50 ± 20%
50 ± 20%
50 ± 20%
50 ± 20%
50 ± 20%
40
40
40
40
40
40
40
40
365 ±18%
490 ±20%
490 ±20%
490 ±20%
365 ±18%
490 ±20%
490 ±20%
490 ±20%
365 ±18%
365 ±18%
365 ±18%
365 ±18%
365 ±18%
365 ±18%
365 ±18%
365 ±18%
300
400
400
400
300
400
400
400
CPLE Family—Low Core Loss for Light Load Efficiency
1. OCL (Open Circuit Inductance)
2. Test parameters: 1MHz, 0.1Vrms, 0.0Adc. @25°C
3. The rated current and rated inductance per phase is determined by Volterra’s testing and circuit design. Additional
information can be provided by contacting Volterra.
4. Part Number Definition: CPLx-y-50TR-R-50TR-R
• CPLx= Product code and size - CPL (standard)/CPLA (acoustic dampening)/CPLE (low core loss)
• -y= number of phases • -50 = rated inductance value per phase in nH
• TR= Tape and reel
• -R suffix= RoHS compliant
5. This device is licensed for use only when incorporated within a voltage regulator employing power regulating
devices manufactured by Volterra Semiconductor, LLC or Maxim Integrated Devices, Inc. No license is granted
expressly or by implication to use this device with power regulating devices manufactured by any company other
than Volterra or Maxim.
2
www.eaton.com/elx
CPL,CPLA, and CPLE
Multi-phase power inductors
Dimensions (mm)
Technical Data
4362
Effective December 2015
8.50 Max
8.50 Max
8.50 Max
Side View
18.0±0.5
27.0±0.5
36.0±0.5
Front View
1
2
3
4
4.80 Max
1
2
3
4
5
6
4.80 Max
1
2
3
4
5
6
7
8
4.80 Max
7.0
7.0
7.0
Bottom View
1.0
3.2
5.8
8.0
10.0
1.0
3.2
5.8
8.0
10.0
1
2
3
4
5
6
1.0
3.2
5.8
8.0
10.0
Pin #1
1
2
3
4
Pin #1
Pin #1
1
2
3
4
5
6
7
8
Top View
CPLx-2-50
wwllyy R
CPLx-3-50
wwllyy R
CPLx-4-50
wwllyy R
8.50 Max
8.50 Max
Side View
45.0±0.5
54.2±0.5
Front View
1
2
3
4
5
6
7
8
9
10
4.80 Max
1
2
3
4
5
6
7
8
9
10
11
12
4.80 Max
7.0
7.0
Bottom View
1.0
3.2
5.8
8.0
10.0
1.0
3.2
5.8
8.0
10.0
1
2
3
4
5
6
7
8
9
10
11
12
Pin #1
1
2
3
4
5
6
7
8
9
10
Pin #1
TopView
CPLx-5-50
wwllyy R
CPLx-6-50
wwllyy R
Part marking: Pin 1 dot, CPL/CPLA/CPLE= (product code and size), -2,-3,-4,-5, -6= (number of phases), -50 = (inductance value per phase in nH)
wwllyy = date code, R = revision level
Tolerances are ±0.20 millimeters unless stated otherwise
All soldering surfaces to be coplanar within 0.15 millimeter
Do not route traces or vias underneath the inductor
www.eaton.com/elx
3
Technical Data
4362
Effective December 2015
CPL,CPLA, and CPLE
Multi-phase power inductors
Pad layouts & schematics (mm)
Tolerances are ±0.2mm unless otherwise specified.
CPLx-2-50-R
16.9
9.00
9.00
CPLx-3-50-R
25.9
9.00
CPLx-4-50-R
34.9
Recommended
Pad Layout
9.00
9.00
9.00
1.1
7.9
1.1
7.9
1.1
7.9
1
3
1
3
5
1
3
5
7
Schematic
2
4
2
4
6
2
4
6
8
CPLx-5-50-R
43.9
CPLx-6-50-R
52.9
9.00
9.00
Recommended
Pad Layout
9.00
1.1
7.9
1.1
7.9
1
3
5
7
9
1
3
5
7
9
11
Schematic
2
4
6
8
10
2
4
6
8
10
12
4
www.eaton.com/elx
CPL,CPLA, and CPLE
Multi-phase power inductors
Packaging Information (mm)
Supplied in tape-and-reel packaging, 750 parts per reel, 13” diameter reel.
Pin #1
Technical Data
4362
Effective December 2015
1.5Dia
2.0
4.0
2.0
1.75
14.2
CPLx-2-50
wwllyy R
CPLx-2-50
18.9
28.4 32.0
± 0.1 ± 0.3
5.2
8.9
16.0
Section A-A
1.5Dia
2.0
4.0
2.0
Pin #1
1.75
20.2
CPLx-3-50
27.9
40.4
± 0.1
44.0
± 0.3
CPLx-3-50
wwllyy R
5.2
8.9
Section A-A
1.5Dia
16.0
2.0
4.0
2.0
Pin #1
1.75
26.2
52.4
± 0.1
CPLx-4-50
wwllyy R
CPLx-4-50
36.9
56.0
± 0.3
5.2
Section A-A
8.9
16.0
1.5Dia
2.0
4.0
2.0
Pin #1
1.75
34.2
72.0
± 0.3
CPLx-5-50
wwllyy R
CPLx-5-50
45.9
68.4
± 0.1
5.2
8.9
16.0
Section A-A
1.5Dia
2.0
4.0
2.0
Pin #1
1.75
34.2
72.0
± 0.3
CPLx-6-50
wwllyy R
CPLx-6-50
54.9
68.4
± 0.1
5.2
8.9
16.0
Section A-A
User direction of feed
www.eaton.com/elx
5
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
