电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

1N5933PE3/TR12

产品描述DIODE ZENER 22V 1.5W DO204AL
产品类别半导体    分立半导体   
文件大小350KB,共5页
制造商Microsemi
官网地址https://www.microsemi.com
标准
下载文档 详细参数 全文预览

1N5933PE3/TR12概述

DIODE ZENER 22V 1.5W DO204AL

1N5933PE3/TR12规格参数

参数名称属性值
电压 - 齐纳(标称值)(Vz)22V
容差±20%
功率 - 最大值1.5W
阻抗(最大值)(Zzt)17.5 Ohms
不同 Vr 时的电流 - 反向漏电流1µA @ 16.7V
不同 If 时的电压 - 正向(Vf1.2V @ 200mA
工作温度-65°C ~ 150°C
安装类型通孔
封装/外壳DO-204AL,DO-41,轴向
供应商器件封装DO-204AL(DO-41)

文档预览

下载PDF文档
1N5913BG – 1N5956BG
Screening in
reference to
MIL-PRF-19500
available
Available
Axial-Leaded 1.5 Watt Glass Zener Diodes
DESCRIPTION
The 1N5913BG-5956BG series of 1.5 watt Zeners provides voltage regulation in a selection
from 3.3 to 200 volts with a variety of tolerances available. They are also available in various
military equivalent screening levels for high reliability. These glass encapsulated Zeners with
a G suffix provide hermetic-sealed qualities and higher rated temperature beyond that
optionally provided in equivalent plastic-body constructions (P suffix) for the same JEDEC part
numbers. Both package options are available from Microsemi.
Important:
For the latest information, visit our website
http://www.microsemi.com.
FEATURES
JEDEC registered 1N5913B TO 1N5956B number series.
Zener voltage available 3.3 V to 200 V.
Voltage tolerances of 10%, 5%, 2% and 1% are available.
Screening in reference to MIL-PRF-19500 is available.
(See
part nomenclature
for all available options.)
RoHS compliant versions available (commercial grade only).
Optional plastic body axial-leaded Zeners available as
1N5913BP – 1N5956BP.
(See separate data sheet)
DO-41
(DO-204AL)
Package
Also available in:
DO-213AB package
(MELF surface mount)
1N5913BUR-1 –
1N5956BUR-1
APPLICATIONS / BENEFITS
Regulates voltage over a broad range of operating current and temperature.
Flexible axial-lead mounting terminals.
Metallurgically enhanced internal contact design for greater reliability and lower thermal resistance
in glass hermetically sealed package
Non-sensitive to ESD per MIL-STD-750 method 1020.
Hermetically sealed glass body construction.
Inherently radiation hard as described in Microsemi
MicroNote 050.
SMB package
(tabbed surface mount)
SMBG(J)5913B –
SMBG(J)5956B
SMAJ package
(tabbed surface mount)
SMAJ5913B –
SMAJ5956B
Powermite package
(tabbed surface mount)
1PMT5913B –
1PMT5956B
MAXIMUM RATINGS
@ T
A
= 25 C unless otherwise specified
Parameters/Test Conditions
Junction and Storage Temperature
Thermal Resistance Junction-to-Lead
@ 3/8 inch (10 mm) lead length from body
(1)
Thermal Resistance Junction-to-Ambient
(2)
Steady State Power Dissipation
@ T
L
≤ 85 ºC
(1)
@ T
A
= 25 ºC
Rated Average Power Dissipation (also see
figure 1)
Forward Voltage
@ 200 mA
Solder Temperature @ 10 s
Symbol
T
J
& T
STG
R
ӨJL
R
ӨJA
P
D
P
M(AV)
V
F
T
SP
Value
-65 to +175
60
120
1.5
1.25
1.5
1.2
260
Unit
o
C
o
C/W
o
o
C/W
W
W
V
o
C
MSC – Lawrence
6 Lake Street, Lawrence,
MA 01841
Tel: 1-800-446-1158 or
(978) 620-2600
Fax: (978) 689-0803
MSC – Ireland
Gort Road Business Park,
Ennis, Co. Clare, Ireland
Tel: +353 (0) 65 6840044
Fax: +353 (0) 65 6822298
Website:
www.microsemi.com
Notes:
1. When mounted on FR4 PC board (1 oz Cu) with 4 mm
2
copper pads and track width 1 mm, length 25 mm..
2. At 3/8 inch (10 mm) lead length from body.
T4-LDS-0300, Rev. 1 (6/6/13)
©2013 Microsemi Corporation
Page 1 of 5
IC企业招高级软件工程师
高级软件工程师 (北京) 职责描述: - 为FPGA和ASIC的调试、验测工作建立软件及必要的环境; - 开发如I2C, SPI, MPEG2/MPEG4 和USB等固件; - 与其它相关部门的工程师合作(如,硬件 ......
milanmaldini 嵌入式系统
用Quartus配置管脚中的I/O standard 中怎么选择啊
求助:用Quartus配置管脚时,pin planner中的I/O standard 中怎么选择啊?电压是根据Bank中的硬件输入电压配置,但后面的电平标准,比如TTL,CMOS,PCI等怎么选择啊????根据硬件电路选还是 ......
李豆芽 FPGA/CPLD
D类音频功率放大器的评估及应用
现今几类基本功放拓扑中,AB类功率放大器已经被广泛的应用于各种音频产品,包括手机、mp3播放器和PMP系统中。考虑到AB类功率放大器能够提供高品质的信号放大性能,因此非常适合耳机和一些小功率 ......
feifei 模拟电子
EV2400 WIN7 64 BQ20Z45
win7 64位,安装Bq20Z45R1,连接EV2400,硬件属性里显示为USB输入设备,可以通过update更新为V0.28。但进软件报错,连接不上电池。换了台win7 32位和windows XP,现象一样,软件左下角显示commu ......
qwqwqw2088 模拟与混合信号
wince下2416(2450)对串口芯片16550的驱动项目-----求助!
各位仁兄: 小弟有项目如下: 基于S3C2416的串口驱动程序,串口芯片16550, 现在有MDD+PDD(中间层)缺少最低层对16550的初始化代码 由于时间关系,现将项目外包 有意 ......
tt181003 嵌入式系统
基于FPGA显示数字钟
用Verilog HDL语言实现,通过VGA在LCD显示针式数字钟,像windows右下角 日期和时间 属性那个钟那样。 我想问的是如何从RAM里读取各个图片然后显示出来,或通过改变图片属性来达到每秒刷新一下 ......
goodbey155 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 894  692  254  1988  1383  18  14  6  41  28 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved