Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to:
http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to:
http://www.linear.com/tapeandreel/.
Some packages are available in 500 unit reels through
designated sales channels with #TRMPBF suffix.
237716fa
2
For more information
www.linear.com/LTC2377-16
LTC2377-16
The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C. (Note 4)
SYMBOL
V
IN
+
V
IN
–
V
IN
+ – V
IN
–
V
CM
I
IN
C
IN
CMRR
PARAMETER
Absolute Input Range (IN
+
)
Absolute Input Range (IN
–
)
Input Differential Voltage Range
Common-Mode Input Range
Analog Input Leakage Current
Analog Input Capacitance
Input Common Mode Rejection Ratio
Sample Mode
Hold Mode
f
IN
= 250kHz
CONDITIONS
(Note 5)
(Note 5)
V
IN
= V
IN
+ – V
IN
–
l
l
l
l
l
ELECTRICAL CHARACTERISTICS
MIN
–0.05
–0.05
–V
REF
V
REF
/2–
0.1
TYP
MAX
V
REF
+ 0.05
V
REF
+ 0.05
+V
REF
UNITS
V
V
V
V
µA
pF
pF
dB
V
REF
/2
V
REF
/2+
0.1
±1
45
5
86
The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C. (Note 4)
SYMBOL PARAMETER
Resolution
No Missing Codes
Transition Noise
INL
DNL
BZE
FSE
Integral Linearity Error
Differential Linearity Error
Bipolar Zero-Scale Error
Bipolar Zero-Scale Error Drift
Bipolar Full-Scale Error
Bipolar Full-Scale Error Drift
(Note 7)
l
CONVERTER CHARACTERISTICS
CONDITIONS
l
l
MIN
16
16
TYP
MAX
UNITS
Bits
Bits
0.15
(Note 6)
(Note 7)
l
l
l
LSB
RMS
0.5
0.5
4
13
LSB
LSB
LSB
mLSB/°C
LSB
ppm/°C
–0.5
–0.5
–4
–13
±0.2
±0.1
0
1
±2
±0.05
DYNAMIC ACCURACY
SYMBOL PARAMETER
SINAD
SNR
The
l
denotes the specifications which apply over the full operating temperature range,
otherwise specifications are at T
A
= 25°C and A
IN
= –1dBFS. (Notes 4, 8)
CONDITIONS
f
IN
= 2kHz, V
REF
= 5V
f
IN
= 2kHz, V
REF
= 5V, (H-Grade)
Signal-to-Noise Ratio
f
IN
= 2kHz, V
REF
= 5V
f
IN
= 2kHz, V
REF
= 5V, REF/DGC = GND
f
IN
= 2kHz, V
REF
= 2.5V
f
IN
= 2kHz, V
REF
= 5V, (H-Grade)
f
IN
= 2kHz, V
REF
= 5V, REF/DGC = GND, (H-Grade)
f
IN
= 2kHz, V
REF
= 2.5V, (H-Grade)
THD
Total Harmonic Distortion
f
IN
= 2kHz, V
REF
= 5V
f
IN
= 2kHz, V
REF
= 5V, REF/DGC = GND
f
IN
= 2kHz, V
REF
= 2.5V
f
IN
= 2kHz, V
REF
= 5V
l
l
l
l
l
l
l
l
l
l
l
l
MIN
94.6
94.5
95.3
94.5
92.1
95.2
94.3
91.8
TYP
97
97
97
96.4
95
97
96.4
95
–123
–125
–122
MAX
UNITS
dB
dB
dB
dB
dB
dB
dB
dB
Signal-to-(Noise + Distortion) Ratio
–103
–101
–103
dB
dB
dB
dB
MHz
ps
ps
µs
SFDR
Spurious Free Dynamic Range
–3dB Input Bandwidth
Aperture Delay
Aperture Jitter
Transient Response
104
124
34
500
4
Full-Scale Step
1.46
237716fa
For more information
www.linear.com/LTC2377-16
3
LTC2377-16
REFERENCE INPUT
SYMBOL
V
REF
I
REF
V
IHDGC
V
ILDGC
PARAMETER
Reference Voltage
Reference Input Current
High Level Input Voltage REF/DGC Pin
Low Level Input Voltage REF/DGC Pin
The
l
denotes the specifications which apply over the full operating temperature range, otherwise
specifications are at T
A
= 25°C. (Note 4)
CONDITIONS
(Note 5)
(Note 9)
l
l
l
l
MIN
2.5
TYP
0.32
MAX
5.1
0.4
0.2V
REF
UNITS
V
mA
V
V
0.8V
REF
The
l
denotes the specifications which apply over the
full operating temperature range, otherwise specifications are at T
A
= 25°C. (Note 4)
SYMBOL PARAMETER
V
IH
V
IL
I
IN
C
IN
V
OH
V
OL
I
OZ
I
SOURCE
I
SINK
High Level Input Voltage
Low Level Input Voltage
Digital Input Current
Digital Input Capacitance
High Level Output Voltage
Low Level Output Voltage
Hi-Z Output Leakage Current
Output Source Current
Output Sink Current
I
O
= –500µA
I
O
= 500µA
V
OUT
= 0V to OV
DD
V
OUT
= 0V
V
OUT
= OV
DD
l
l
l
DIGITAL INPUTS AND DIGITAL OUTPUTS
CONDITIONS
MIN
l
l
TYP
MAX
0.2 • OV
DD
UNITS
V
V
µA
pF
V
0.8 • OV
DD
–10
5
OV
DD
– 0.2
0.2
–10
–10
10
10
10
V
IN
= 0V to OV
DD
l
V
µA
mA
mA
POWER REQUIREMENTS
SYMBOL
V
DD
OV
DD
I
VDD
I
OVDD
I
PD
I
PD
P
D
PARAMETER
Supply Voltage
Supply Voltage
Supply Current
Supply Current
Power Down Mode
Power Down Mode
Power Dissipation
Power Down Mode
Power Down Mode
The
l
denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at T
A
= 25°C. (Note 4)
CONDITIONS
l
l
MIN
2.375
1.71
TYP
2.5
2.7
0.1
0.9
0.9
6.75
2.25
2.25
MAX
2.625
5.25
3.2
90
140
8
225
315
UNITS
V
V
mA
mA
µA
µA
mW
µW
µW
500ksps Sample Rate
500ksps Sample Rate (C
L
= 20pF)
Conversion Done (I
VDD
+ I
OVDD
+ I
REF
)
Conversion Done (I
VDD
+ I
OVDD
+ I
REF
, H-Grade)
500ksps Sample Rate
Conversion Done (I
VDD
+ I
OVDD
+ I
REF
)
Conversion Done (I
VDD
+ I
OVDD
+ I
REF
, H-Grade)
l
l
l
ADC TIMING CHARACTERISTICS
SYMBOL
f
SMPL
t
CONV
t
ACQ
t
HOLD
t
CYC
t
CNVH
t
BUSYLH
t
CNVL
t
QUIET
PARAMETER
Maximum Sampling Frequency
Conversion Time
Acquisition Time
Maximum Time Between Acquisitions
Time Between Conversions
CNV High Time
CNV↑ to BUSY Delay
Minimum Low Time for CNV
SCK Quiet Time from CNV↑
The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C. (Note 4)
CONDITIONS
l
l
MIN
1
1.46
TYP
MAX
500
1.5
540
UNITS
ksps
µs
µs
ns
µs
ns
t
ACQ
= t
CYC
– t
HOLD
(Note 10)
l
l
l
l
2
20
13
20
20
C
L
= 20pF
(Note 11)
(Note 10)
l
l
l
ns
ns
ns
237716fa
4
For more information
www.linear.com/LTC2377-16
LTC2377-16
ADC TIMING CHARACTERISTICS
SYMBOL
t
SCK
t
SCKH
t
SCKL
t
SSDISCK
t
HSDISCK
t
SCKCH
t
DSDO
t
HSDO
t
DSDOBUSYL
t
EN
t
DIS
PARAMETER
SCK Period
SCK High Time
SCK Low Time
SDI Setup Time From SCK↑
SDI Hold Time From SCK↑
SCK Period in Chain Mode
SDO Data Valid Delay from SCK↑
SDO Data Remains Valid Delay from SCK↑
SDO Data Valid Delay from BUSY↓
Bus Enable Time After RDL↓
Bus Relinquish Time After RDL↑
(Note 11)
(Note 11)
t
SCKCH
= t
SSDISCK
+ t
DSDO
(Note 11)
C
L
= 20pF (Note 11)
C
L
= 20pF (Note 10)
C
L
= 20pF (Note 10)
(Note 11)
(Note 11)
The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C. (Note 4)
CONDITIONS
(Notes 11, 12)
l
l
l
l
l
l
l
l
l
l
l
MIN
10
4
4
4
1
13.5
TYP
MAX
UNITS
ns
ns
ns
ns
ns
ns
9.5
1
5
16
13
ns
ns
ns
ns
ns
Note 1:
Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may effect device
reliability and lifetime.
Note 2:
All voltage values are with respect to ground.
Note 3:
When these pin voltages are taken below ground or above REF or
OV
DD
, they will be clamped by internal diodes. This product can handle
input currents up to 100mA below ground or above REF or OV
DD
without
latch-up.
Note 4:
V
DD
= 2.5V, OV
DD
= 2.5V, REF = 5V, V
CM
= 2.5V, f
SMPL
= 500kHz,
REF/DGC = V
REF
.
Note 5:
Recommended operating conditions.
Note 6:
Integral nonlinearity is defined as the deviation of a code from a
straight line passing through the actual endpoints of the transfer curve.
The deviation is measured from the center of the quantization band.
0.8*OV
DD
0.2*OV
DD
t
DELAY
0.8*OV
DD
0.2*OV
DD
t
DELAY
0.8*OV
DD
0.2*OV
DD
Note 7:
Bipolar zero-scale error is the offset voltage measured from
–0.5LSB when the output code flickers between 0000 0000 0000 0000 and
1111 1111 1111 1111. Full-scale bipolar error is the worst-case of –FS
or +FS untrimmed deviation from ideal first and last code transitions and
includes the effect of offset error.
Note 8:
All specifications in dB are referred to a full-scale ±5V input with a
5V reference voltage.
Note 9:
f
SMPL
= 500kHz, I
REF
varies proportionately with sample rate.
Note 10:
Guaranteed by design, not subject to test.
Note 11:
Parameter tested and guaranteed at OV
DD
= 1.71V, OV
DD
= 2.5V
and OV
DD
= 5.25V.
Note 12:
t
SCK
of 10ns maximum allows a shift clock frequency up to
100MHz for rising capture.
t
WIDTH
50%
50%
237716 F01
Figure 1. Voltage Levels for Timing Specifications
EtherCAT（Ethernet for Control Automation Technology）是一种基于以太网的开发构架的实时工业现场总线通讯协议，EtherCAT是最快的工业以太网技术之一，同时它提供纳秒级精确同步。相对于设置了相同循环时间的其他总线系统，EtherCAT系统结构通常能减少25%-30%的CPU负载，EtherCAT的出现为系统的实时性能和拓扑的灵活性树立了新的标准。...[详细]
Logic analyzers are widely used tools in digital design verification and debugging. They can verify the proper functioning of digital circuits and help users identify and troubleshoot faults. They ...[详细]
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
