电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT1602BI-81-XXS-27.000000Y

产品描述-40 TO 85C, 7050, 20PPM, 2.25V-3
产品类别无源元件    振荡器   
文件大小975KB,共17页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT1602BI-81-XXS-27.000000Y概述

-40 TO 85C, 7050, 20PPM, 2.25V-3

SIT1602BI-81-XXS-27.000000Y规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称SiTime
包装说明DILCC4,.2,200
Reach Compliance Codecompliant
Factory Lead Time8 weeks
其他特性STANDBY; ENABLE/DISABLE FUNCTION; ALSO COMPATIBLE WITH HCMOS O/P
最长下降时间2 ns
频率调整-机械NO
频率稳定性20%
JESD-609代码e4
安装特点SURFACE MOUNT
端子数量4
标称工作频率27 MHz
最高工作温度85 °C
最低工作温度-40 °C
振荡器类型LVCMOS
输出负载15 pF
封装主体材料PLASTIC/EPOXY
封装等效代码DILCC4,.2,200
物理尺寸7.0mm x 5.0mm x 0.9mm
最长上升时间2 ns
最大供电电压3.63 V
最小供电电压2.25 V
表面贴装YES
最大对称度55/45 %
端子面层Nickel/Palladium/Gold (Ni/Pd/Au)

文档预览

下载PDF文档
SiT1602B
Low Power, Standard Frequency Oscillator
Features
Applications
52 standard frequencies between 3.57 MHz and 77.76 MHz
100% pin-to-pin drop-in replacement to quartz-based XO
Excellent total frequency stability as low as ±20 ppm
Operating temperature from -40°C to 85°C. For 125°C and/or
-55°C options, refer to
SiT1618, SiT8918, SiT8920
Low power consumption of 3.5 mA typical at 1.8V
Standby mode for longer battery life
Fast startup time of 5 ms
LVCMOS/HCMOS compatible output
Industry-standard packages: 2.0 x 1.6, 2.5 x 2.0, 3.2 x 2.5,
5.0 x 3.2, 7.0 x 5.0 mm x mm
Instant samples with
Time Machine II
and
Field Programmable
Oscillators
Ideal for DSC, DVC, DVR, IP CAM, Tablets, e-Books,
SSD, GPON, EPON, etc
Ideal for high-speed serial protocols such as: USB,
SATA, SAS, Firewire, 100M / 1G / 10G Ethernet, etc.
RoHS and REACH compliant, Pb-free, Halogen-free and
Antimony-free
For AEC-Q100 oscillators, refer to
SiT8924
and
SiT8925
Electrical Characteristics
All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise
stated. Typical values are at 25°C and nominal supply voltage.
Table 1. Electrical Characteristics
Parameters
Output Frequency Range
Symbol
f
Min.
Typ.
Max.
Unit
Condition
Refer to
Table 13
for the exact list of supported frequencies
Frequency Range
52 standard frequencies between
MHz
3.57 MHz and 77.76 MHz
-20
-25
-50
-20
-40
1.62
2.25
2.52
2.7
2.97
2.25
45
90%
Frequency Stability
F_stab
Frequency Stability and Aging
+20
ppm
Inclusive of initial tolerance at 25°C, 1st year aging at 25°C,
and variations over operating temperature, rated power
+25
ppm
supply voltage and load.
+50
ppm
Operating Temperature Range
+70
°C
Extended Commercial
+85
°C
Industrial
Supply Voltage and Current Consumption
1.8
1.98
V
Contact
SiTime
for 1.5V support
2.5
2.75
V
2.8
3.08
V
3.0
3.3
V
3.3
3.63
V
3.63
V
3.8
4.5
mA
No load condition, f = 20 MHz, Vdd = 2.8V to 3.3V
3.7
4.2
mA
No load condition, f = 20 MHz, Vdd = 2.5V
3.5
4.1
mA
No load condition, f = 20 MHz, Vdd = 1.8V
4.2
mA
Vdd = 2.5V to 3.3V, OE = GND, Output in high-Z state
4.0
mA
Vdd = 1.8 V. OE = GND, Output in high-Z state
2.6
4.3
ST = GND, Vdd = 2.8V to 3.3V, Output is weakly pulled down
̅ ̅̅
A
1.4
2.5
ST = GND, Vdd = 2.5V, Output is weakly pulled down
̅ ̅̅
A
0.6
1.3
ST = GND, Vdd = 1.8V, Output is weakly pulled down
̅ ̅̅
A
LVCMOS Output Characteristics
1
1.3
55
2
2.5
2
%
ns
ns
ns
Vdd
All Vdds. See Duty Cycle definition in
Figure 3
and
Footnote 6
Vdd = 2.5V, 2.8V, 3.0V or 3.3V, 20% - 80%
Vdd =1.8V, 20% - 80%
Vdd = 2.25V - 3.63V, 20% - 80%
IOH = -4 mA (Vdd = 3.0V or 3.3V)
IOH = -3 mA (Vdd = 2.8V and Vdd = 2.5V)
IOH = -2 mA (Vdd = 1.8V)
IOL = 4 mA (Vdd = 3.0V or 3.3V)
IOL = 3 mA (Vdd = 2.8V and Vdd = 2.5V)
IOL = 2 mA (Vdd = 1.8V)
Operating Temperature Range
T_use
Supply Voltage
Vdd
Current Consumption
Idd
OE Disable Current
Standby Current
I_OD
I_std
Duty Cycle
Rise/Fall Time
DC
Tr, Tf
Output High Voltage
VOH
Output Low Voltage
VOL
10%
Vdd
Rev 1.04
January 30, 2018
www.sitime.com
430的风光系统
各位大神们: 最近想用430做个项目,就想到了风光系统负载为LED灯。 请帮我分析一下,这个项目有创新性吗?另外,现在分光系统存在什么问题?...
sunxg 微控制器 MCU
用91program的gif动画类发现播放速度太慢,有啥办法?
我的环境是WinCE5.0,用了91program博客里的gif动画类: http://blog.eeworld.net/91program/archive/2007/12/06/1920524.aspx 播放动画,发现在板子上播放比在电脑里播放慢了5、6倍 trace发 ......
天津MC 嵌入式系统
Xilinx PCI Express核总线接口Master DMA设计与实现
Xilinx公司Virtex-5/6/7系列FPGA提供了PCIE的IP核,在核中固化了物理层和数据链路层的相关设计,向用户开放事务层接口,在进行PCI-Express相关设计时,用户只需要配置相关参数来完成物理层和 ......
happyeveryday FPGA/CPLD
LC巴伦的设计与仿真
本帖最后由 qwqwqw2088 于 2019-11-21 11:52 编辑 巴伦(Balun:Balance-UnBalance平衡不平衡)可以实现单端与差分结构之间的变换。不过市场上比如minicircuits的巴伦,便宜的也需要十几块 ......
qwqwqw2088 无线连接
【Silicon Labs 开发套件评测01】+_PG22初探
本帖最后由 jone5 于 2021-7-27 21:58 编辑 申请该套件的目的还是希望做个工装治具,目标能把该芯片的额时钟、IO、ADC、PWM、Uart了解清楚并做个小时钟。 在学习该套件前,首先来 ......
jone5 Silicon Labs测评专区
关于研究生导师
大家的研究生导师都是怎么样的?我的导师对我很好,也很负责。也不知是太负责还是在家憋难受了,帮我改论文的时候狠批了我一顿(我倒也没觉得老师攻击我,就是被骂的有些错愕,毕竟第一次写论文 ......
hellomankind 聊聊、笑笑、闹闹

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2077  2036  674  1463  2141  12  56  4  32  1 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved