74LVT16373A
Rev. 3 — 1 October 2018
3.3 V 16-bit transparent D-type latch; 3-state
Product data sheet
1. General description
The 74LVT16373A is a high-performance BiCMOS product designed for V
CC
operation at 3.3 V.
This device is a 16-bit transparent D-type latch with non-inverting 3-state bus compatible outputs.
The device can be used as two 8-bit latches or one 16-bit latch. When latch enable (LE) input is
HIGH, the Q outputs follow the data (D) inputs. When latch enable is taken LOW, the Q outputs are
latched at the levels of the D inputs one setup time prior to the HIGH-to-LOW transition.
2. Features and benefits
•
•
•
•
•
•
•
•
•
•
•
•
16-bit transparent latch
3-state buffers
Output capability: +64 mA/–32 mA
TTL input and output switching levels
Input and output interface capability to systems at 5 V supply
Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
Live insertion/extraction permitted
Power-up reset
Power-up 3-state
No bus current loading when output is tied to 5 V bus
Latch-up protection:
•
JESD78B Class II exceeds 500 mA
ESD protection:
•
HBM: JESD22-A114F exceeds 2000 V
•
MM: JESD22-A115-A exceeds 200 V
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range Name
74LVT16373ADL
74LVT16373ADGG
-40 °C to +85 °C
-40 °C to +85 °C
SSOP48
TSSOP48
Description
plastic shrink small outline package; 48 leads;
body width 7.5 mm
plastic thin shrink small outline package;
48 leads; body width 6.1 mm
Version
SOT370-1
SOT362-1
Nexperia
74LVT16373A
3.3 V 16-bit transparent D-type latch; 3-state
4. Functional diagram
1OE
1
48
24
25
47
46
44
43
41
40
38
37
36
35
33
32
30
29
27
26
mgu770
1EN
C3
2EN
C4
3D
1
2
3
5
6
8
9
11
12
4D
2
13
14
16
17
19
20
22
23
1Q0
1Q1
1Q2
1Q3
1Q4
1Q5
1Q6
1Q7
2Q0
2Q1
2Q2
2Q3
2Q4
2Q5
2Q6
2Q7
1
1OE
47
46
44
43
41
40
38
37
36
35
33
32
30
29
27
26
1D0
1D1
1D2
1D3
1D4
1D5
1D6
1D7
2D0
2D1
2D2
2D3
2D4
2D5
2D6
2D7
1LE
48
24
2OE
1Q0
1Q1
1Q2
1Q3
1Q4
1Q5
1Q6
1Q7
2Q0
2Q1
2Q2
2Q3
2Q4
2Q5
2Q6
2Q7
2LE
25
001aam007
1LE
2OE
2LE
2
3
5
6
8
9
11
12
13
14
16
17
19
20
22
23
1D0
1D1
1D2
1D3
1D4
1D5
1D6
1D7
2D0
2D1
2D2
2D3
2D4
2D5
2D6
2D7
Fig. 1.
Logic symbol
1D0
D
Q
1Q0
Fig. 2.
2D0
IEC logic symbol
D
Q
2Q0
LATCH
1
LE
LE
LATCH
9
LE
LE
1LE
1OE
to 7 other channels
2LE
2OE
to 7 other channels
mgu769
Fig. 3.
Logic diagram
74LVT16373A
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 3 — 1 October 2018
2 / 14
Nexperia
74LVT16373A
3.3 V 16-bit transparent D-type latch; 3-state
5. Pinning information
5.1. Pinning
74LVT16373A
1OE
1Q0
1Q1
GND
1Q2
1Q3
V
CC
1Q4
1Q5
1
2
3
4
5
6
7
8
9
48 1LE
47 1D0
46 1D1
45 GND
44 1D2
43 1D3
42 V
CC
41 1D4
40 1D5
39 GND
38 1D6
37 1D7
36 2D0
35 2D1
34 GND
33 2D2
32 2D3
31 V
CC
30 2D4
29 2D5
28 GND
27 2D6
26 2D7
25 2LE
aaa-029133
GND 10
1Q6 11
1Q7 12
2Q0 13
2Q1 14
GND 15
2Q2 16
2Q3 17
V
CC
18
2Q4 19
2Q5 20
GND 21
2Q6 22
2Q7 23
2OE 24
Fig. 4.
Pin configuration SOT370-1 (SSOP48) and SOT362-1 (TSSOP48)
5.2. Pin description
Table 2. Pin description
Symbol
1D0, 1D1, 1D2, 1D3, 1D4, 1D5, 1D6, 1D7
2D0, 2D1, 2D2, 2D3, 2D4, 2D5, 2D6, 2D7
1Q0, 1Q1, 1Q2, 1Q3, 1Q4, 1Q5, 1Q6, 1Q7
2Q0, 2Q1, 2Q2, 2Q3, 2Q4, 2Q5, 2Q6, 2Q7
1OE, 2OE
1LE, 2LE
GND
V
CC
Pin
47, 46, 44, 43, 41, 40, 38, 37
36, 35, 33, 32, 30, 29, 27, 26
2, 3, 5, 6, 8, 9, 11, 12
13, 14, 16, 17, 19, 20, 22, 23
1, 24
48, 25
4, 10, 15, 21, 28, 34, 39, 45
7, 18, 31, 42
Description
data inputs
data inputs
data outputs
data outputs
output enable inputs (active LOW)
Latch Enable inputs (active HIGH)
ground (0 V)
supply voltage
74LVT16373A
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 3 — 1 October 2018
3 / 14
Nexperia
74LVT16373A
3.3 V 16-bit transparent D-type latch; 3-state
6. Functional description
Table 3. Function table
[1]
Operating mode
enable and read register (transparent mode)
latch and read register
Hold
Latch register and disable outputs
Inputs
nOE
L
L
L
L
L
H
H
[1]
nLE
H
H
↓
↓
L
L
H
nDn
L
H
l
h
X
X
nDn
Internal
latches
L
H
L
H
NC
NC
nDn
Outputs
nQn
L
H
L
H
NC
Z
Z
H = HIGH voltage level;
L = LOW voltage level;
↓ = HIGH-to-LOW LE transition;
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;
l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition;
X = don’t care;
NC = No change;
Z = high-impedance OFF-state.
7. Limiting values
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
V
I
V
O
I
IK
I
OK
I
O
T
stg
T
j
[1]
[2]
Parameter
supply voltage
input voltage
output voltage
input clamping current
output clamping current
output current
storage temperature
junction temperature
Conditions
[1]
output in OFF-state or HIGH-state
V
I
< 0 V
V
O
< 0 V
output in LOW-state
output in HIGH-state
[2]
[1]
Min
-0.5
-0.5
-0.5
-50
-50
-
-64
-65
-
Max
+4.6
+7.0
+7.0
-
-
128
-
+150
+150
Unit
V
V
V
mA
mA
mA
mA
°C
°C
The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction
temperatures which are detrimental to reliability.
74LVT16373A
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 3 — 1 October 2018
4 / 14
Nexperia
74LVT16373A
3.3 V 16-bit transparent D-type latch; 3-state
8. Recommended operating conditions
Table 5. Recommended operating conditions
Symbol Parameter
Conditions
V
CC
V
I
Δt/ΔV
T
amb
supply voltage
input voltage
input transition rise and fall rate
ambient temperature
outputs enabled
in free-air
Min
2.7
0
-
-40
Typ
-
-
-
+25
Max
3.6
5.5
10
+85
Unit
V
V
ns/V
°C
9. Static characteristics
Table 6. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol
V
IK
V
IH
V
IL
V
OH
Parameter
input clamping voltage
HIGH-level input voltage
LOW-level input voltage
HIGH-level output
voltage
V
CC
= 2.7 V to 3.6 V; I
OH
= -100 μA
V
CC
= 2.7 V; I
OH
= -8 mA
V
CC
= 3.0 V; I
OH
= -32 mA
V
OL
LOW-level output
voltage
V
CC
= 2.7 V; I
OL
= 100 μA
V
CC
= 2.7 V; I
OL
= 24 mA
V
CC
= 3.0 V; I
OL
= 16 mA
V
CC
= 3.0 V; I
OL
= 32 mA
V
CC
= 3.0 V; I
OL
= 64 mA
I
OH
I
OL
V
OL(pu)
I
I
HIGH-level output
current
LOW-level output current
current duty cycle ≤ 50%; f ≥ 1kHz
power-up LOW-level
output voltage
input leakage current
V
CC
= 3.6 V; I
O
= 1 mA; V
I
= V
CC
or GND
all input pins
V
CC
= 0 V or 3.6 V; V
I
= 5.5 V
control pins
V
CC
= 3.6 V; V
I
= V
CC
or GND
data pins
V
CC
= 3.6 V; V
I
= V
CC
V
CC
= 3.6 V; V
I
= 0 V
I
OFF
I
BHL
I
BHH
I
BHLO
I
BHHO
power-off leakage
current
bus hold LOW current
bus hold HIGH current
V
CC
= 0 V; V
I
or V
O
= 0 V to 4.5 V
nDn input; V
CC
= 3 V; V
I
= 0.8 V
nDn input; V
CC
= 3 V; V
I
= 2.0 V
[4]
[4]
[3]
-
-
-
75
-75
500
-
0.1
-0.4
0.1
135
-135
-
-
1
-5
±100
-
-
-
-500
μA
μA
μA
μA
μA
μA
μA
-
±0.1
±1
μA
-
0.4
10
μA
[2]
Conditions
V
CC
= 2.7 V; I
IK
= -18 mA
Min
-
2.0
-
V
CC
- 0.2
2.4
2.0
-
-
-
-
-
-
-
-
-
Typ[1]
-0.85
-
-
V
CC
2.5
2.3
0.07
0.3
0.25
0.3
0.4
-
-
-
0.1
Max
-1.2
-
0.8
-
-
-
0.2
0.5
0.4
0.5
0.55
-32
32
64
0.55
Unit
V
V
V
V
V
V
V
V
V
V
V
mA
mA
mA
V
bus hold LOW overdrive nDn input; V
CC
= 3.6 V; V
I
= 0 V to 3.6 V
current
bus hold HIGH overdrive nDn input; V
CC
= 3.6 V; V
I
= 0 V to 3.6 V
current
74LVT16373A
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 3 — 1 October 2018
5 / 14
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
