电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74AUP1G97DW-7

产品描述IC GATE SGL 3INP MULTIFUN SOT363
产品类别半导体    逻辑   
文件大小551KB,共17页
制造商Diodes
官网地址http://www.diodes.com/
标准
下载文档 详细参数 选型对比 全文预览

74AUP1G97DW-7在线购买

供应商 器件名称 价格 最低购买 库存  
74AUP1G97DW-7 - - 点击查看 点击购买

74AUP1G97DW-7概述

IC GATE SGL 3INP MULTIFUN SOT363

74AUP1G97DW-7规格参数

参数名称属性值
逻辑类型可配置多功能
电路数1
输入数3
施密特触发器输入
输出类型单端
电流 - 输出高,低4mA,4mA
电压 - 电源0.8 V ~ 3.6 V
工作温度-40°C ~ 125°C
安装类型表面贴装
封装/外壳6-TSSOP,SC-88,SOT-363
供应商器件封装SOT-363

文档预览

下载PDF文档
74AUP1G97
CONFIGURABLE MULTIPLE-FUNCTION GATE
Description
The 74AUP1G97 is a single, 3-input positive configurable multiple
function gate with a standard push-pull output. The output state is
determined by eight patterns of 3-bit input. The user can chose the
logic functions MUX, AND, OR, NAND, NOR, inverter or non-inverting
buffer. All inputs can be connected to ground or Vcc as required.
The device is designed for operation with a power supply range of
0.8V to 3.6V.
Pin Assignments
(Top View)
(Top View)
B
1
GND
2
A
3
SOT26
(Top View)
B
1
GND
2
A
3
SOT363
6
C
5
Vcc
4
Y
6
C
5
Vcc
4
Y
B
1
GND
2
A
3
6
5
4
C
Vcc
Y
X2-DFN1410 -6
(Top View)
B
GND
A
1
2
3
6
5
4
NEW PRODUCT
The inputs are tolerant to 3.6V allowing this device to be used in a
mixed voltage environment.
The device is fully specified for partial power down applications using
IOFF. The IOFF circuitry disables the output preventing damaging
current backflow when the device is powered down. The user is
reminded that the device can simulate several types of logic gates but
may respond differently due to the Schmitt action at the inputs.
C
Vcc
Y
X2-DFN1010-6
(Top View)
6
B
1
C
GND
2
Product
Future
5
Vcc
4
Y
A
3
X2-DFN0910-6
Features
Advanced Ultra Low-Power (AUP) CMOS
Supply Voltage Range from 0.8V to 3.6V
±4mA Output Drive at 3.0V
Low Static Power Consumption
I
C
< 0.9µA
Low Dynamic Power Consumption
C
PD
= 4.8pF Typical at 3.6V
Schmitt Trigger Action at All Inputs Make the Circuit Tolerant
for Slower Input Rise and Fall Time. The hysteresis is typically
950mV at V
CC
= 3.0V.
I
OFF
Supports Partial-Power-Down Mode Operation
ESD Protection per JESD 22
Exceeds 200-V Machine Model (A115)
Exceeds 2000-V Human Body Model (A114)
Exceeds 1000-V Charged Device Model (C101)
Latch-Up Exceeds 100mA per JESD 78, Class I
Standard SOT26 and SOT363 packages
Leadless packages per JESD30E
DFN1410 denoted as X2-DFN1410-6
DFN1010 denoted as X2-DFN1010-6
DFN0910 denoted as X2-DFN0910-6
Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
Halogen and Antimony Free. “Green” Device (Note 3)
Applications
Suited for Battery and Low Power Needs
Voltage Level Shifting
General Purpose Logic
Power Down Signal Isolation
Wide array of products such as:
PCs, Networking, Notebooks, Netbooks, PDAs
Tablet Computers, E-readers
Computer Peripherals, Hard Drives, CD/DVD ROMs
TVs, DVDs, DVRs, Set-Top Boxes
Cell Phones, Personal Navigation / GPS
MP3 Players ,Cameras, Video Recorders
Notes:
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.
2. See http://www.diodes.com/quality/lead_free.html for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free
"Green" and Lead-free.
3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl)
and <1000ppm antimony compounds.
74AUP1G97
Document number: DS36854 Rev. 1 - 2
1 of 17
www.diodes.com
June 2015
© Diodes Incorporated

74AUP1G97DW-7相似产品对比

74AUP1G97DW-7 74AUP1G97W6-7
描述 IC GATE SGL 3INP MULTIFUN SOT363 Logic Gates 0.8V to 3.6V 4mA 3.0V 7ns 4.8pF 3.6V
给大家分享一下自己收藏的示波器资料
本帖最后由 ihalin 于 2016-8-5 18:08 编辑 给大家共享一下自己收藏的示波器资料 :) 252428 252429 252430 252431 252432 252433 252434 252435 252436 252437 252438 252439 ......
ihalin stm32/stm8
DE1-SOC开发板设置网口IP为静态(固定)IP
利用putty进入嵌入式linux系统,然后输入: vi /etc/network/interfaces 编辑这个文件 #iface eth0 inet dhcp 找到修改这个,前面加# iface eth0 inet static 改为静态分配ip addres ......
cashong FPGA/CPLD
ARM开发工程师入门宝典
23792...
dizhonghua88 单片机
51单片机实例35个-电路和软件
51单片机实例35个-电路和软件.rar 16857...
qingqi 51单片机
【Quartus】告警信息之PIN没有约束信息
Found pins functioning as undefined clocks and/or memory enables原因:是你作为时钟的PIN没有约束信息。可以对相应的PIN做一下设定就行了。主要是指你的某些管脚在电路当中起到了时钟管脚的 ......
eeleader FPGA/CPLD
zigbee的source routing
项目中有需求concentrator和route都要相互通讯。 我看了z-stack developer guide的关于mto的说明,其中关于source routing很纠结。MTO适合那种感应器的网络,每次都是router发起,然后concen ......
slayerjojo 无线连接

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 369  394  445  1124  2419  5  42  57  18  19 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved