POR Specifications....................................................................................................................................................44
AS Configuration Timing............................................................................................................................................49
DCLK Frequency Specification in the AS Configuration Scheme....................................................................................... 50
Minimum Configuration Time Estimation......................................................................................................................54
Remote System Upgrades......................................................................................................................................... 55
User Watchdog Internal Circuitry Timing Specifications..................................................................................................55
Document Revision History for the Intel Cyclone 10 GX Device Datasheet................................................................................. 60
Intel
®
Cyclone
®
10 GX Device Datasheet
2
C10GX51002 | 2018.06.15
Intel
®
Cyclone
®
10 GX Device Datasheet
This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing
for Intel
®
Cyclone
®
10 GX devices.
Intel Cyclone 10 GX devices are offered in extended and industrial grades. Extended devices are offered in –E5 (fastest) and –
E6 speed grades. Industrial grade devices are offered in the –I5 and –I6 speed grades.
Related Information
Intel Cyclone 10 GX Device Overview
Provides more information about the densities and packages in the Intel Cyclone 10 GX devices.
Electrical Characteristics
The following sections describe the operating conditions and power consumption of Intel Cyclone 10 GX devices.
Operating Conditions
Intel Cyclone 10 GX devices are rated according to a set of defined parameters. To maintain the highest possible performance
and reliability of the Intel Cyclone 10 GX devices, you must consider the operating requirements described in this section.
Absolute Maximum Ratings
This section defines the maximum operating conditions for Intel Cyclone 10 GX devices. The values are based on experiments
conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the
device is not implied for these conditions.
Caution:
Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device
operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.
Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel
Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no
responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by
Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for
products or services.
*Other names and brands may be claimed as the property of others.
ISO
9001:2008
Registered
Intel
®
Cyclone
®
10 GX Device Datasheet
C10GX51002 | 2018.06.15
Table 1.
Absolute Maximum Ratings for Intel Cyclone 10 GX Devices
Symbol
Description
Core voltage power supply
Periphery circuitry and transceiver fabric interface power supply
Embedded memory power supply
Power supply for programmable power technology and I/O pre-driver
Battery back-up power supply for design security volatile key register
Configuration pins power supply
I/O buffers power supply
Condition
—
—
—
—
—
(1)
Minimum
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
Maximum
1.21
1.21
1.36
2.46
2.46
2.46
4.10
2.46
2.46
1.34
1.34
2.46
Unit
V
V
V
V
V
V
V
V
V
V
V
V
continued...
V
CC
V
CCP
V
CCERAM
V
CCPT
V
CCBAT
V
CCPGM
V
CCIO
3 V I/O
LVDS I/O
V
CCA_PLL
V
CCT_GXB
V
CCR_GXB
V
CCH_GXB
Phase-locked loop (PLL) analog power supply
Transmitter power supply
Receiver power supply
Transceiver output buffer power supply
—
—
—
—
(1)
The LVDS I/O values are applicable to all dedicated and dual-function configuration I/Os.
Intel
®
Cyclone
®
10 GX Device Datasheet
4
Intel
®
Cyclone
®
10 GX Device Datasheet
C10GX51002 | 2018.06.15
Symbol
I
OUT
T
J
T
STG
DC output current per pin
Description
Condition
—
—
—
Minimum
–25
(2)(3)(4)(5)
(6)
Maximum
25
125
150
Unit
mA
°C
°C
Operating junction temperature
Storage temperature (no bias)
–55
–65
Related Information
•
•
AN 692: Power Sequencing Considerations for Intel Cyclone 10 GX, Intel Arria 10, and Intel Stratix 10 Devices
Provides the power sequencing requirements for Intel Cyclone 10 GX devices.
Power-Up and Power-Down Sequences, Power Management in Intel Cyclone 10 GX Devices chapter
Provides the power sequencing requirements for Intel Cyclone 10 GX devices.
Maximum Allowed Overshoot and Undershoot Voltage
During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to –2.0 V for input
currents less than 100 mA and periods shorter than 20 ns.
The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal
is equivalent to 100% duty cycle.
For example, a signal that overshoots to 2.70 V for LVDS I/O can only be at 2.70 V for ~4% over the lifetime of the device.
(2)
The maximum current allowed through any LVDS I/O bank pin when the device is not turned on or during power-up/power-down
conditions is 10 mA.
Total current per LVDS I/O bank must not exceed 100 mA.
Voltage level must not exceed 1.89 V.
Applies to all I/O standards and settings supported by LVDS I/O banks, including single-ended and differential I/Os.
Applies only to LVDS I/O banks. 3 V I/O banks are not covered under this specification and must be implemented as per the power
sequencing requirement. For more details, refer to
AN 692: Power Sequencing Considerations for Intel Cyclone 10 GX, Intel Arria
®
10,
and Intel Stratix
®
10 Devices
and
Power Management in Intel Cyclone 10 GX Devices chapter.
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
