74ABT16543
16-bit latched transceiver with dual enable; 3-state
Rev. 04 — 26 May 2005
Product data sheet
1. General description
The 74ABT16543 high-performance BiCMOS device combines low static and dynamic
power dissipation with high speed and high output drive.
The 74ABT16543 16-bit registered transceiver contains two sets of D-type latches for
temporary storage of data flowing in either direction. Separate latch enable (nLEAB,
nLEBA) and output enable (nOEAB, nOEBA) inputs are provided for each register to
permit independent control of data transfer in either direction. The outputs are guaranteed
to sink 64 mA.
2. Features
s
s
s
s
s
s
s
s
s
s
Two 8-bit octal transceivers with D-type latch
Live insertion and extraction permitted
Power-up 3-state
Power-up reset
Multiple V
CC
and GND pins minimize switching noise
Back-to-back registers for storage
Separate controls for data flow in each direction
Output capability: +64 mA and
−32
mA
Latch-up protection exceeds 500 mA per JEDEC Std 78
ESD protection:
x
MIL STD 883 method 3015: exceeds 2000 V
x
Machine model: exceeds 200 V
3. Quick reference data
Table 1:
Quick reference data
T
amb
= 25
°
C; GND = 0 V
Symbol Parameter
t
PLH
t
PHL
C
I
C
I/O
I
CC
Conditions
Min
-
-
-
-
Typ
2.5
2.2
3
7
Max
-
-
-
-
Unit
ns
ns
pF
pF
propagation delay nAx to nBx C
L
= 50 pF; V
CC
= 5 V
propagation delay nAx to nBx C
L
= 50 pF; V
CC
= 5 V
input capacitance
I/O capacitance
quiescent supply current
V
I
= 0 V or V
CC
V
O
= 0 V or V
CC
; 3-state
V
CC
= 5.5 V; V
I
= GND
or V
CC
outputs 3-state
outputs LOW-state
-
-
0.55
9
-
-
mA
mA
Philips Semiconductors
74ABT16543
16-bit latched transceiver with dual enable; 3-state
4. Ordering information
Table 2:
Ordering information
Package
Temperature range Name
74ABT16543BB
−40 °C
to +85
°C
QFP52
Description
plastic quad flat package; 52 leads (lead length
1.6 mm); body width 10
×
10
×
2 mm
Version
SOT379-2
Type number
5. Functional diagram
50
51
1
2
3
5
6
7
1A0 1A1 1A2 1A3 1A4 1A5 1A6 1A7
49
44
48
45
1EAB
1EBA
1LEAB
1LEBA
1B0 1B1 1B2 1B3 1B4 1B5 1B6 1B7
42
41
39
38
37
36
35
34
1OEAB
1OEBA
47
46
8
9
10
11
12
13
15
16
2A0 2A1 2A2 2A3 2A4 2A5 2A6 2A7
18
23
19
22
2EAB
2EBA
2LEAB
2LEBA
2B0 2B1 2B2 2B3 2B4 2B5 2B6 2B7
33
32
31
29
28
27
25
24
001aad030
2OEAB
2OEBA
20
21
Fig 1. Logic symbol
9397 750 15046
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 04 — 26 May 2005
2 of 17
Philips Semiconductors
74ABT16543
16-bit latched transceiver with dual enable; 3-state
1OEBA
1EBA
1LEBA
1OEAB
1EAB
1LEAB
46
44
45
47
49
48
1EN3
G1
1C5
2EN4
G2
2C6
42
41
39
38
37
36
35
34
2OEBA
2EBA
2LEBA
2OEAB
2EAB
2LEAB
21
23
22
20
18
19
7EN9
G7
7C11
8EN10
G8
8C12
33
32
31
29
28
27
25
24
001aad032
1A0
1A1
1A2
1A3
1A4
1A5
1A6
1A7
50
51
1
2
3
5
6
7
3
6D
5D
4
1B0
1B1
1B2
1B3
1B4
1B5
1B6
1B7
2A0
2A1
2A2
2A3
2A4
2A5
2A6
2A7
8
9
10
11
12
13
15
16
9
12D
11D
10
2B0
2B1
2B2
2B3
2B4
2B5
2B6
2B7
Fig 2. IEC logic symbol
nOEBA
nEBA
nLEBA
nOEAB
nEAB
nLEAB
LE
D
nA1
LE
nB1
8 IDENTICAL
CHANNELS
D
to 7 other channels
001aac924
Fig 3. Logic diagram
9397 750 15046
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 04 — 26 May 2005
3 of 17
Philips Semiconductors
74ABT16543
16-bit latched transceiver with dual enable; 3-state
6. Pinning information
6.1 Pinning
46 1OEBA
47 1OEAB
45 1LEBA
48 1LEAB
49 1EAB
44 1EBA
43 GND
52 V
CC
51 1A1
1A2
1A3
1A4
GND
1A5
1A6
1A7
2A0
2A1
1
2
3
4
5
6
7
8
9
40 V
CC
39 1B2
38 1B3
37 1B4
36 1B5
35 1B6
34 1B7
33 2B0
32 2B1
31 2B2
30 GND
29 2B3
28 2B4
27 2B5
V
CC
26
001aad034
50 1A0
42 1B0
2B7 24
16543
2A2 10
2A3 11
2A4 12
2A5 13
V
CC
14
2A6 15
2A7 16
GND 17
2EAB 18
2LEAB 19
2OEAB 20
2OEBA 21
2LEBA 22
2EBA 23
2B6 25
Fig 4. Pin configuration QFP52
6.2 Pin description
Table 3:
Symbol
1A2
1A3
1A4
GND
1A5
1A6
1A7
2A0
2A1
2A2
2A3
2A4
2A5
V
CC
2A6
9397 750 15046
Pin description
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Description
1 data input or output 2; A-side
1 data input or output 3; A-side
1 data input or output 4; A-side
ground (0 V)
1 data input or output 5; A-side
1 data input or output 6; A-side
1 data input or output 7; A-side
2 data input or output 0; A-side
2 data input or output 1; A-side
2 data input or output 2; A-side
2 data input or output 3; A-side
2 data input or output 4; A-side
2 data input or output 5; A-side
supply voltage
2 data input or output 6; A-side
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 04 — 26 May 2005
41 1B1
4 of 17
Philips Semiconductors
74ABT16543
16-bit latched transceiver with dual enable; 3-state
Pin description
…continued
Pin
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
Description
2 data input or output 7; A-side
ground (0 V)
A-to-B output enable input (active LOW)
A-to-B latch enable input (active LOW)
A-to-B enable input (active LOW)
B-to-A output enable input (active LOW)
B-to-A latch enable input (active LOW)
B-to-A enable input (active LOW)
2 data input or output 7; B-side
2 data input or output 6; B-side
supply voltage
2 data input or output 5; B-side
2 data input or output 4; B-side
2 data input or output 3; B-side
ground (0 V)
2 data input or output 2; B-side
2 data input or output 1; B-side
2 data input or output 0; B-side
1 data input or output 7; B-side
1 data input or output 6; B-side
1 data input or output 5; B-side
1 data input or output 4; B-side
1 data input or output 3; B-side
1 data input or output 2; B-side
positive supply voltage
1 data input or output 1; B-side
1 data input or output 0; B-side
ground (0 V)
B-to-A output enable input (active LOW)
B-to-A latch enable input (active LOW)
B-to-A enable input (active LOW)
A-to-B output enable input (active LOW)
A-to-B latch enable input (active LOW)
A-to-B enable input (active LOW)
1 data input or output 0; A-side
1 data input or output 1; A-side
supply voltage
Table 3:
Symbol
2A7
GND
2EAB
2LEAB
2OEAB
2OEBA
2LEBA
2EBA
2B7
2B6
V
CC
2B5
2B4
2B3
GND
2B2
2B1
2B0
1B7
1B6
1B5
1B4
1B3
1B2
V
CC
1B1
1B0
GND
1EBA
1LEBA
1OEBA
1OEAB
1LEAB
1EAB
1A0
1A1
V
CC
9397 750 15046
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 04 — 26 May 2005
5 of 17
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
