Agilent HDJD-S722-QR999
Color Sensor
Data Sheet
Features
• Convert light to R, G, B voltage
output
• Monolithic CMOS IC solution with
integrated R, G, B color filter,
photodiode array, trans-
impedance amplifier in one chip
Description
Agilent color sensor is a high
performance, small in size, cost
effective light to voltage
converting sensor. The sensor
combines a photodiode array
and three trans-impedance
amplifiers in a single monolithic
CMOS IC solution. With a Red
(R), Green (G) and Blue (B)
color filters coated over the
photodiode array, the sensor
converts R, G, B light to analog
voltage outputs, denoted by
VR
OUT
, VG
OUT
and VB
OUT
,
respectively. The sensor is
packaged in a 5x5x1 (mm)
surface mount QFN-16 package.
Applications
Agilent color sensor is ideal for
open-loop color identification
and closed-loop color point
control. The sensor is designed
for low illuminance applications
including color detection,
environmental lighting,
industrial process, etc. With
R, G, B photo-sensor and
amplifier integrated in a single
5x5x1 (mm) package, Agilent
color sensor provides a high
performance, small in size and
cost effective solution to color
sensing.
• 3 sets of 3x3 photodiode array
design minimize the effect of
contamination and optical
aperture misalignment
• Small in size 5x 5x1 mm
• Independent gain selection options
for each R, G, B channel
ESD WARNING:
Standard CMOS handling precautions should be observed to avoid static discharge.
Package Dimension
5
6
7
8
4
3
2
1
9
10
11
12
16
15
14
13
BOTTOM VIEW
16L QFN 5X5
(0.8)
(0.3)
5.0
±
0.15
(3.2)
(3.2)
5.0
±
0.15
1.0
±
0.15
NOTE: DIMENSIONS ARE IN MILLIMETERS (mm)
ESD WARNING:
Standard CMOS handling precautions should be observed to avoid static discharge.
2
Part Numbering System
HDJD-S 7 X X-X X X X X
Gain Selection (GS) Option
999: GS 00,01 or 10
Packaging Type
R: Tape and Reel
Product Packaging
Q: QFN
Product ID
22: Component without IR Filter
Pin Out for HDJD-S722-QR999
Pin
Pin 1
Pin 2
Pin 3
Pin 4
Pin 5
Pin 6
Pin 7
Pin 8
Pin 9
Pin 10
Pin 11
Pin 12
Pin 13
Pin 14
Pin 15
Pin 16
Pin Name
VB
OUT
VG
OUT
VR
OUT
VDD
GND
GSGRN1
GND
GSRED1
GSRED0
NC
NC
GSBLUE0
GSBLUE1
GND
GSGRN0
GND
Normal Operation
Analog output voltage for BLUE
Analog output voltage for GREEN
Analog output voltage for RED
5 V DC Supply
Ground
Gain Selection Green bit 1
Ground
Gain Selection Red bit 1
Gain Selection Red bit 0
No connection
No connection
Gain Selection Blue bit 0
Gain Selection Blue bit 1
Ground
Gain Selection Green bit 0
Ground
ESD WARNING:
Standard CMOS handling precautions should be observed to avoid static discharge.
3
Theory of Operation
The integral R, G, B color filters
on the photodiode array detect
the R, G, B components of the
light falling on the sensor. The
Sensor IC Block Diagram
photodiode converts the R, G, B
light components into
photocurrents. The integrated
transimpedence amplifiers for
R, G, B components then convert
the photocurrent to analog
voltage outputs. The voltage
output of each R, G, B channel
increases linearly with
increasing light intensity.
RF
CF
GS (1:0)
VDD5
–
+
GND
TRANSIMPEDANCE AMP
RF
CF
GS (1:0)
VR
OUT
GSRED (1:0)
RED GAIN
SELECTION
–
+
TRANSIMPEDANCE AMP
RF
CF
GS (1:0)
VG
OUT
GSGRN (1:0)
GREEN GAIN
SELECTION
GSBLUE (1:0)
BLUE GAIN
SELECTION
–
+
TRANSIMPEDANCE AMP
VB
OUT
Absolute Maximum Ratings
[1,2]
Parameter
Supply Voltage
Storage Temperature
Operating Temperature
Human Body Model ESD Rating
Symbol
V
DD
T
S
T
A
ESD
HBM
Min.
4.5
-40
-40
Max.
5.5
100
85
1
Unit
V
°C
°C
kV
Notes
Notes:
1. Subjecting the part to stresses beyond those listed under this section may cause permanent damage to the device. These are stress ratings only and
do not imply that the devices will function beyond these ratings. Exposure to the extremes of these conditions for extended periods may affect
device reliability.
2. Unless otherwise specified, voltages are referenced to ground.
Recommended Operating Conditions
Parameter
Operating Temperature
Supply Voltage
Symbol
T
A
V
DD
Min.
0
4.5
Typ.
25
5.0
Max.
70
5.5
Units
°C
V
A decoupling capacitor of 100 nF
between V
DD
and ground is recommended.
Notes
ESD WARNING:
Standard CMOS handling precautions should be observed to avoid static discharge.
4
Operating Conditions and Electrical Requirements
Electrical Characteristics at V
DD
= 5 V, T
A
= 25
°
C, R
L
= 68 k
Ω
Parameter
Dark Voltage
Max. Output Voltage Swing
Supply Current
Output Rise Time
Output Fall Time
Symbol
V
D
V
OMAX
I
DD
tr
tf
Ee = 0
Min Vo = 0 V, Peak Vo = 4.3 V
Min Vo = 0 V, Peak Vo = 4.3 V
GS:10,
l
P
= 460 nm
[1]
(Blue Channel)
Irradiance
Responsivity
Re
GS:10,
l
P
= 542 nm
[2]
(Green Channel)
GS:10,
l
P
= 645 nm
[3]
(Red Channel)
GS:01,
l
P
= 460 nm
[1]
(Blue Channel)
Irradiance
Responsivity
Re
GS:01,
l
P
= 542 nm
[2]
(Green Channel)
GS:01,
l
P
= 645 nm
[3]
(Red Channel)
GS:00,
l
P
= 460 nm
[1]
(Blue Channel)
Irradiance
Responsivity
Re
GS:00,
l
P
= 542 nm
[2]
(Green Channel)
GS:00,
l
P
= 645 nm
[3]
(Red Channel)
GS:10,
l
P
= 460 nm
[1]
(Blue Channel)
Saturation
Irradiance
[4]
GS:10,
l
P
= 542 nm
[2]
(Green Channel)
GS:10,
l
P
= 645 nm
[3]
(Red Channel)
GS:01,
l
P
= 460 nm
[1]
(Blue Channel)
Saturation
Irradiance
[4]
GS:01,
l
P
= 542 nm
[2]
(Green Channel)
GS:01,
l
P
= 645 nm
[3]
(Red Channel)
GS:00,
l
P
= 460 nm
[1]
(Blue Channel)
Saturation
Irradiance
[4]
GS:00,
l
P
= 542 nm
[2]
(Green Channel)
GS:00,
l
P
= 645 nm
[3]
(Red Channel)
Notes:
1.
2.
3.
4.
Test condition: using blue diffuse light of peak wavelength (l
P
) 460 nm and spectral half width (Dl
1
/
2
) 25 nm as light source.
Test condition: using green diffuse light of peak wavelength (l
P
) 542 nm and spectral half width (Dl
1
/
2
) 35 nm as light source.
Test condition: using red diffuse light of peak wavelength (l
P
) 645 nm and spectral half width (Dl
1
/
2
) 20 nm as light source.
Saturation irradiance = (Max. output voltage swing)/(Irradiance responsivity).
Remark
Ee = 0
Min.
Typ.
4.8
2.5
5
5
15
19
27
9
11
Max.
15
Unit
mV
V
mA
µs
µs
V/(mW/cm
2
)
V/(mW/cm
2
)
16
5
6
9
0.32
0.25
0.18
0.53
0.44
0.30
0.96
0.80
0.53
mW/cm
2
mW/cm
2
mW/cm
2
V/(mW/cm
2
)
ESD WARNING:
Standard CMOS handling precautions should be observed to avoid static discharge.
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
