Si7446BDP-T1-GE3 (Lead-(Pb)-free and Halogen-free)
ABSOLUTE MAXIMUM RATINGS
T
A
= 25 °C, unless otherwise noted
Parameter
Drain-Source Voltage
Gate-Source Voltage
Continuous Drain Current (T
J
= 150°C)
a
Pulsed Drain Current
Continuous Source Current (Diode Conduction)
a
Maximum Power Dissipation
a
Operating Junction and Storage Temperature Range
Soldering Recommendations (Peak
Temperature)
b, c
T
A
= 25°C
T
A
= 70°C
T
A
= 25°C
T
A
= 70°C
Symbol
V
DS
V
GS
I
D
I
DM
I
S
P
D
T
J
, T
stg
10 s
Steady State
30
± 20
19
15
50
4.0
4.8
3.0
- 55 to 150
260
1.6
1.9
1.2
12
9
Unit
V
A
W
°C
THERMAL RESISTANCE RATINGS
Parameter
Maximum Junction-to-Ambient
a
Maximum Junction-to-Case (Drain)
t
≤
10 s
Steady State
Steady State
Symbol
R
thJA
R
thJC
Typical
21
55
1.6
Maximum
26
65
2.0
Unit
°C/W
Notes
a. Surface Mounted on 1" x 1" FR4 board.
b. See Solder Profile (www.vishay.com/ppg?73257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed
copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and
is not required to ensure adequate bottom side solder interconnection.
c. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
Document Number: 72554
S09-1819-Rev. E, 14-Sep-09
www.vishay.com
1
Si7446BDP
Vishay Siliconix
MOSFET SPECIFICATIONS
T
J
= 25 °C, unless otherwise noted
Parameter
Static
Gate Threshold Voltage
Gate-Body Leakage
Zero Gate Voltage Drain Current
On-State Drain Current
a
Drain-Source On-State Resistance
a
Forward Transconductance
a
Diode Forward Voltage
Dynamic
b
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Gate Resistance
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Source-Drain Reverse Recovery
Time
C
iss
C
oss
C
rss
Q
g
Q
gs
Q
gd
R
g
t
d(on)
t
r
t
d(off)
t
f
t
rr
I
F
= 2.3 A, dI/dt = 100 A/µs
V
DD
= 15 V, R
L
= 15
Ω
I
D
≅
1 A, V
GEN
= 10 V, R
g
= 6
Ω
0.4
V
DS
= 15 V, V
GS
= 5.0 V, I
D
= 19 A
V
DS
= 15 V, V
GS
= 0 V, f = 1 MHz
3076
657
248
22
8.3
4.7
0.8
20
16
120
43
40
1.2
30
25
180
65
80
ns
Ω
33
nC
pF
a
Symbol
V
GS(th)
I
GSS
I
DSS
I
D(on)
R
DS(on)
g
fs
V
SD
Test Conditions
V
DS
= V
GS
, I
D
= 250 µA
V
DS
= 0 V, V
GS
= ±20 V
V
DS
= 30 V, V
GS
= 0 V
V
DS
= 30 V, V
GS
= 0 V, T
J
= 55°C
V
DS
≥
5 V, V
GS
= 10 V
V
GS
= 10 V, I
D
= 19 A
V
GS
= 4.5 V, I
D
= 17 A
V
DS
= 15 V, I
D
= 19 A
I
S
= 4.0 A, V
GS
= 0 V
Min.
1.0
Typ.
Max.
3.0
± 100
1
5
Unit
V
nA
µA
A
40
0.0064
0.0084
60
0.75
1.2
0.0075
0.010
Ω
S
V
Notes:
a. Pulse test; pulse width
≤
300 µs, duty cycle
≤
2 %.
b. Guaranteed by design, not subject to production testing.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation
of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon
Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
