电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

28C64AT/L

产品描述3.3V Transceiver with Two EIA TIA 562 Receivers Active in Shutdown
文件大小125KB,共10页
制造商Microchip(微芯科技)
官网地址https://www.microchip.com
下载文档 全文预览

28C64AT/L概述

3.3V Transceiver with Two EIA TIA 562 Receivers Active in Shutdown

文档预览

下载PDF文档
Obsolete Device
28C64A
64K (8K x 8) CMOS EEPROM
FEATURES
• Fast Read Access Time—150 ns
• CMOS Technology for Low Power Dissipation
- 30 mA Active
- 100
µA
Standby
• Fast Byte Write Time—200
µs
or 1 ms
• Data Retention >200 years
• High Endurance - Minimum 100,000 Erase/Write
Cycles
• Automatic Write Operation
- Internal Control Timer
- Auto-Clear Before Write Operation
- On-Chip Address and Data Latches
• Data Polling
• Ready/Busy
• Chip Clear Operation
• Enhanced Data Protection
- V
CC
Detector
- Pulse Filter
- Write Inhibit
• Electronic Signature for Device Identification
• 5-Volt-Only Operation
• Organized 8Kx8 JEDEC Standard Pinout
- 28-pin Dual-In-Line Package
- 32-pin PLCC Package
- 28-pin SOIC Package
• Available for Extended Temperature Ranges:
- Commercial: 0°C to +70°C
- Industrial:
-40°C to +85°C
PACKAGE TYPES
RDY/BSY
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
V
SS
•1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
Vcc
WE
NC
A8
A6
5
A9
A5
6
A11 A4
7
A3
8
OE
A10 A2
9
A1
10
CE
A0
11
I/O7
NC
12
I/O6
I/O0
13
I/O5
I/O4
I/O3
2
RDY/BSY
1
NU
4
A7
3
A12
32
Vcc
31
WE
18
19
30
NC
29
A8
28
A9
27
A11
26
NC
25
OE
24
A10
23
CE
22
I/O7
21
I/O6
14
15
16
17
• Pin 1 indicator on PLCC on top of package
BLOCK DIAGRAM
I/O0
I/O7
V
SS
V
CC
CE
OE
WE
Rdy/
Busy
Data Protection
Circuitry
Chip Enable/
Output Enable
Control Logic
Auto Erase/Write
Timing
Data
Poll
Program Voltage
Generation
A0
L
a
t
c
h
e
s
A12
Y
Decoder
X
Decoder
DESCRIPTION
The Microchip Technology Inc. 28C64A is a CMOS 64K non-
volatile electrically Erasable PROM. The 28C64A is
accessed like a static RAM for the read or write cycles with-
out the need of external components. During a “byte write”,
the address and data are latched internally, freeing the micro-
processor address and data bus for other operations. Fol-
lowing the initiation of write cycle, the device will go to a busy
state and automatically clear and write the latched data using
an internal control timer. To determine when the write cycle
is complete, the user has a choice of monitoring the Ready/
Busy output or using Data polling. The Ready/Busy pin is an
open drain output, which allows easy configuration in wired-
or systems. Alternatively, Data polling allows the user to read
the location last written to when the write operation is com-
plete. CMOS design and processing enables this part to be
used in systems where reduced power consumption and reli-
ability are required. A complete family of packages is offered
to provide the utmost flexibility in applications.
2004 Microchip Technology Inc.
I/O1
I/O2
Vss
NU
I/O3
I/O4
I/O5
Input/Output
Buffers
Y Gating
16K bit
Cell Matrix
DS11109K-page 1
20
DIP/SOIC
PLCC
请教此电路图,我是新学,请多关照
请帮忙分下下两个图,LOC1 其中EA,EB,EC为三相电源A,B,C,相间电压为380V.请问J3-6,J3-8,J3-10输出是什么,怎么变化的. LOC2中请问右边和左边的关系是什么,中间的元件有什么作用,十分感谢!!!...
michaelzhang 模拟电子
刚学C语言编程的问题
图1 include 后面那个括号不知怎么打;我打上去的括号如图2;都不对;请高手指教一下;菜鸟向你表示感谢 260715260716 ...
NJMKL 51单片机
FPGA的原理图输入方式和vhdl区别
什么时候用到原理图,vhdl是不是能替代原理图,原理图输入方式只能提供基本的逻辑运算?...
tianma123 FPGA/CPLD
为什么我的程序老死机?
各位前辈: 最近做了个用W78E58B的温度控制器,调试使用流水灯的方式控制三个电机测试了板子上的隔离电路,完全正常。 但是一放入真正的程序后,电机起停十来次后(三个电机起停次数 ......
fangyu_99 嵌入式系统
sw笨笨的STM32学前班教程之四:打好基础建立模板
1、新建目录Project_IAR4,按照自己的顺序重新组织dll(驱动);inc、src函数库;settings,其他所有文件全部放这个新建的目录下。2、双击打开Project.eww,继续更改内部设置。3、需更改的 ......
zzwwjj stm32/stm8
单片机初学者必备
单片机资料 ...
王子渝 51单片机

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2090  966  810  462  446  43  20  17  10  9 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved