电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74HCT109DB,118

产品描述IC FF JK TYPE DUAL 1BIT 16SSOP
产品类别逻辑    逻辑   
文件大小773KB,共19页
制造商Nexperia
官网地址https://www.nexperia.com
下载文档 详细参数 选型对比 全文预览

74HCT109DB,118概述

IC FF JK TYPE DUAL 1BIT 16SSOP

74HCT109DB,118规格参数

参数名称属性值
Brand NameNexperia
厂商名称Nexperia
零件包装代码SSOP1
包装说明SSOP,
针数16
制造商包装代码SOT338-1
Reach Compliance Codecompliant
Samacsys Description74HC(T)109 - Dual JK flip-flop with set and reset; positive-edge trigger@en-us
系列HCT
JESD-30 代码R-PDSO-G16
JESD-609代码e4
长度6.2 mm
负载电容(CL)50 pF
逻辑集成电路类型J-KBAR FLIP-FLOP
湿度敏感等级1
位数2
功能数量2
端子数量16
最高工作温度125 °C
最低工作温度-40 °C
输出极性COMPLEMENTARY
封装主体材料PLASTIC/EPOXY
封装代码SSOP
封装形状RECTANGULAR
封装形式SMALL OUTLINE, SHRINK PITCH
峰值回流温度(摄氏度)260
传播延迟(tpd)53 ns
认证状态Not Qualified
座面最大高度2 mm
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装YES
技术CMOS
温度等级AUTOMOTIVE
端子面层Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式GULL WING
端子节距0.65 mm
端子位置DUAL
处于峰值回流温度下的最长时间30
触发器类型POSITIVE EDGE
宽度5.3 mm
最小 fmax18 MHz

文档预览

下载PDF文档
74HC109; 74HCT109
Dual JK flip-flop with set and reset; positive-edge-trigger
Rev. 3 — 1 August 2016
Product data sheet
1. General description
The 74HC109; 74HCT109 is a dual positive edge triggered JK flip-flop featuring individual
nJ and nK inputs. It has clock (nCP) inputs, set (nSD) and reset (nRD) inputs and
complementary nQ and nQ outputs. The set and reset are asynchronous active LOW
inputs and operate independently of the clock input. The nJ and nK inputs control the state
changes of the flip-flops as described in the mode select function table. The nJ and nK
inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for
predictable operation. The JK design allows operation as a D-type flip-flop by connecting
the nJ and nK inputs together. Inputs include clamp diodes. It enables the use of current
limiting resistors to interface inputs to voltages in excess of V
CC
.
Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock
rise and fall times.
2. Features and benefits
Input levels:
For 74HC109: CMOS level
For 74HCT109: TTL level
J and K inputs for easy D-type flip-flop
Toggle flip-flop or “do nothing” mode
Specified in compliance with JEDEC standard no. 7A
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from
40 C
to +85
C
and from
40 C
to +125
C

74HCT109DB,118相似产品对比

74HCT109DB,118 74HC109D,653 74HC109D,652 74HCT109PW,118 74HCT109PW,112 74HCT109D,653 74HC109DB,118 74HC109DB,112
描述 IC FF JK TYPE DUAL 1BIT 16SSOP IC FF JK TYPE DUAL 1BIT 16SO IC FF JK TYPE DUAL 1BIT 16SO IC FF JK TYPE DUAL 1BIT 16TSSOP IC FF JK TYPE DUAL 1BIT 16TSSOP IC FF JK TYPE DUAL 1BIT 16SO IC FF JK TYPE DUAL 1BIT 16SSOP IC FF JK TYPE DUAL 1BIT 16SSOP
Brand Name Nexperia Nexperia Nexperia Nexperia Nexperia Nexperia Nexperia Nexperia
厂商名称 Nexperia Nexperia Nexperia Nexperia Nexperia Nexperia Nexperia Nexperia
零件包装代码 SSOP1 SOP SOP TSSOP TSSOP SOP SSOP1 SSOP1
包装说明 SSOP, SOP, SOP, TSSOP, TSSOP, SOT-109, SO-16 SSOP, SSOP,
针数 16 16 16 16 16 16 16 16
制造商包装代码 SOT338-1 SOT109-1 SOT109-1 SOT403-1 SOT403-1 SOT109-1 SOT338-1 SOT338-1
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant compliant
系列 HCT HC/UH HC/UH HCT HCT HCT HC/UH HC/UH
JESD-30 代码 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16
JESD-609代码 e4 e4 e4 e4 e4 e4 e4 e4
长度 6.2 mm 9.9 mm 9.9 mm 5 mm 5 mm 9.9 mm 6.2 mm 6.2 mm
负载电容(CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
逻辑集成电路类型 J-KBAR FLIP-FLOP J-KBAR FLIP-FLOP J-KBAR FLIP-FLOP J-KBAR FLIP-FLOP J-KBAR FLIP-FLOP J-KBAR FLIP-FLOP J-KBAR FLIP-FLOP J-KBAR FLIP-FLOP
湿度敏感等级 1 1 1 1 1 1 1 1
位数 2 2 2 2 2 2 2 2
功能数量 2 2 2 2 2 2 2 2
端子数量 16 16 16 16 16 16 16 16
最高工作温度 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
最低工作温度 -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
输出极性 COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 SSOP SOP SOP TSSOP TSSOP SOP SSOP SSOP
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH
峰值回流温度(摄氏度) 260 260 260 260 260 260 260 260
传播延迟(tpd) 53 ns 265 ns 265 ns 53 ns 53 ns 53 ns 265 ns 265 ns
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 2 mm 1.75 mm 1.75 mm 1.1 mm 1.1 mm 1.75 mm 2 mm 2 mm
最大供电电压 (Vsup) 5.5 V 6 V 6 V 5.5 V 5.5 V 5.5 V 6 V 6 V
最小供电电压 (Vsup) 4.5 V 2 V 2 V 4.5 V 4.5 V 4.5 V 2 V 2 V
标称供电电压 (Vsup) 5 V 4.5 V 4.5 V 5 V 5 V 5 V 4.5 V 4.5 V
表面贴装 YES YES YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
端子面层 Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式 GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
端子节距 0.65 mm 1.27 mm 1.27 mm 0.65 mm 0.65 mm 1.27 mm 0.65 mm 0.65 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
处于峰值回流温度下的最长时间 30 30 30 30 30 30 30 30
触发器类型 POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
宽度 5.3 mm 3.9 mm 3.9 mm 4.4 mm 4.4 mm 3.9 mm 5.3 mm 5.3 mm
最小 fmax 18 MHz 24 MHz 24 MHz 18 MHz 18 MHz 18 MHz 24 MHz 24 MHz
Samacsys Description 74HC(T)109 - Dual JK flip-flop with set and reset; positive-edge trigger@en-us 74HC(T)109 - Dual JK flip-flop with set and reset; positive-edge trigger@en-us 74HC(T)109 - Dual JK flip-flop with set and reset; positive-edge trigger@en-us 74HC(T)109 - Dual JK flip-flop with set and reset; positive-edge trigger@en-us 74HC(T)109 - Dual JK flip-flop with set and reset; positive-edge trigger@en-us - 74HC(T)109 - Dual JK flip-flop with set and reset; positive-edge trigger@en-us 74HC(T)109 - Dual JK flip-flop with set and reset; positive-edge trigger@en-us

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2476  2374  2031  526  334  50  48  41  11  7 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved