Datasheet> 器件分类 > 半导体> 可编程逻辑器件> LCMXO3LF-9400C-5BG400C

LCMXO3LF-9400C-5BG400C: 产品描述9400 LUTS 335 I/O 2.5V/3.3V -5 S; 产品类别半导体可编程逻辑器件; 文件大小2MB，共93页; 制造商Lattice(莱迪斯); 官网地址http://www.latticesemi.com; 标准

下载文档详细参数全文预览

LCMXO3LF-9400C-5BG400C在线购买

供应商	器件名称	价格	最低购买	库存
	LCMXO3LF-9400C-5BG400C	-	-	点击查看	点击购买

LCMXO3LF-9400C-5BG400C概述

9400 LUTS 335 I/O 2.5V/3.3V -5 S

LCMXO3LF-9400C-5BG400C规格参数

参数名称	属性值
LAB/CLB 数	1175
逻辑元件/单元数	9400
总 RAM 位数	442368
I/O 数	335
电压 - 电源	2.375 V ~ 3.465 V
安装类型	表面贴装
工作温度	0°C ~ 85°C（TJ）
封装/外壳	400-LFBGA
供应商器件封装	400-CABGA（17x17）

文档预览

下载PDF文档

全文
预览

MachXO3 Family

Data Sheet

FPGA-DS-02032-2.3

November 2018

MachXO3 Family

Data Sheet

Contents

Acronyms in This Document .................................................................................................................................................6

1. Introduction ..................................................................................................................................................................7

1.1.

Features...............................................................................................................................................................8

1.1.1. Solutions .........................................................................................................................................................8

1.1.2. Flexible Architecture .......................................................................................................................................8

1.1.3. Advanced Packaging .......................................................................................................................................8

1.1.4. Pre-Engineered Source Synchronous I/O ........................................................................................................8

1.1.5. High Performance, Flexible I/O Buffer ............................................................................................................8

1.1.6. Flexible On-Chip Clocking................................................................................................................................8

1.1.7. Non-volatile, Multi-time Programmable.........................................................................................................8

1.1.8. TransFR Reconfiguration .................................................................................................................................8

1.1.9. Enhanced System Level Support .....................................................................................................................8

1.1.10.

Applications ................................................................................................................................................8

1.1.11.

Low Cost Migration Path ............................................................................................................................8

2. Architecture ................................................................................................................................................................10

2.1.

Architecture Overview ......................................................................................................................................10

2.2.

PFU Blocks .........................................................................................................................................................12

2.2.1. Slices .............................................................................................................................................................12

2.2.2. Modes of Operation ......................................................................................................................................14

2.2.3. RAM Mode ....................................................................................................................................................14

2.2.4. ROM Mode ....................................................................................................................................................14

2.3.

Routing ..............................................................................................................................................................15

2.4.

Clock/Control Distribution Network...................................................................................................................15

2.4.1. sysCLOCK Phase Locked Loops (PLLs) ...........................................................................................................17

2.5.

sysMEM Embedded Block RAM Memory ..........................................................................................................20

2.5.1. sysMEM Memory Block ................................................................................................................................20

2.5.2. Bus Size Matching .........................................................................................................................................20

2.5.3. RAM Initialization and ROM Operation ........................................................................................................20

2.5.4. Memory Cascading .......................................................................................................................................20

2.5.5. Single, Dual, Pseudo-Dual Port and FIFO Modes ..........................................................................................21

2.5.6. FIFO Configuration ........................................................................................................................................22

2.5.7. Memory Core Reset ......................................................................................................................................22

2.5.8. EBR Asynchronous Reset ..............................................................................................................................23

2.6.

Programmable I/O Cells (PIC) ............................................................................................................................24

2.7.

PIO .....................................................................................................................................................................26

2.7.1. Input Register Block ......................................................................................................................................26

2.7.2. Output Register Block ...................................................................................................................................26

2.7.3. Tri-state Register Block .................................................................................................................................27

2.8.

Input Gearbox ...................................................................................................................................................27

2.9.

Output Gearbox.................................................................................................................................................29

2.10. sysI/O Buffer ......................................................................................................................................................31

2.10.1.

Typical I/O Behavior during Power-up .....................................................................................................31

2.10.2.

Supported Standards ................................................................................................................................31

2.10.3.

sysI/O Buffer Banks...................................................................................................................................33

2.11. Hot Socketing ....................................................................................................................................................34

2.12. On-chip Oscillator ..............................................................................................................................................34

2.13. Embedded Hardened IP Functions ....................................................................................................................35

2.13.1.

Hardened I

C IP Core ................................................................................................................................35

2.13.2.

Hardened SPI IP Core ................................................................................................................................36

2.13.3.

Hardened Timer/Counter .........................................................................................................................38

2.14. User Flash Memory (UFM) ................................................................................................................................39

2.15. Standby Mode and Power Saving Options ........................................................................................................39

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

MachXO3 Family

Data Sheet

2.16. Power On Reset ................................................................................................................................................. 40

2.17. Configuration and Testing ................................................................................................................................. 41

2.17.1.

IEEE 1149.1-Compliant Boundary Scan Testability ................................................................................... 41

2.17.2.

Device Configuration ................................................................................................................................ 41

2.18. TraceID .............................................................................................................................................................. 43

2.19. Density Shifting ................................................................................................................................................. 43

3. DC and Switching Characteristics ............................................................................................................................... 44

3.1.

Absolute Maximum Rating ................................................................................................................................ 44

3.2.

Recommended Operating Conditions ............................................................................................................... 44

3.3.

Power Supply Ramp Rates ................................................................................................................................ 44

3.4.

Power-On-Reset Voltage Levels ........................................................................................................................ 45

3.5.

Hot Socketing Specifications ............................................................................................................................. 45

3.6.

Programming/Erase Specifications ................................................................................................................... 45

3.7.

ESD Performance .............................................................................................................................................. 45

3.8.

DC Electrical Characteristics .............................................................................................................................. 46

3.9.

Static Supply Current – C/E Devices .................................................................................................................. 47

3.10. Programming and Erase Supply Current – C/E Devices ..................................................................................... 48

3.11. sysI/O Recommended Operating Conditions ..................................................................................................... 49

3.12. sysI/O Single-Ended DC Electrical Characteristics .............................................................................................. 50

3.13. sysI/O Differential Electrical Characteristics ..................................................................................................... 51

3.13.1.

LVDS.......................................................................................................................................................... 51

3.13.2.

LVDS Emulation ........................................................................................................................................ 51

3.13.3.

BLVDS ....................................................................................................................................................... 52

3.13.4.

LVPECL....................................................................................................................................................... 53

3.13.5.

MIPI D-PHY Emulation .............................................................................................................................. 54

3.14. Typical Building Block Function Performance – C/E Devices ............................................................................ 57

3.14.1.

Pin-to-Pin Performance (LVCMOS25 12 mA Drive) .................................................................................. 57

3.14.2.

Register-to-Register Performance ............................................................................................................ 57

3.15. Derating Logic Timing ........................................................................................................................................ 57

3.16. Maximum sysI/O Buffer Performance .............................................................................................................. 58

3.17. MachXO3L/LF External Switching Characteristics – C/E Devices ...................................................................... 59

3.18. sysCLOCK PLL Timing ......................................................................................................................................... 65

3.19. NVCM/Flash Download Time ............................................................................................................................ 66

3.20. JTAG Port Timing Specifications ........................................................................................................................ 66

3.21. sysCONFIG Port Timing Specifications .............................................................................................................. 68

3.22. I

C Port Timing Specifications ........................................................................................................................... 69

3.23. SPI Port Timing Specifications ........................................................................................................................... 69

3.24. Switching Test Conditions ................................................................................................................................. 69

4. Signal Descriptions...................................................................................................................................................... 70

4.1.

Pin Information Summary ................................................................................................................................. 72

5. MachXO3 Part Number Description ........................................................................................................................... 77

6. Ordering Information ................................................................................................................................................. 78

6.1.

MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging ...... 78

6.2.

MachXO3LF Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging .... 81

References .......................................................................................................................................................................... 85

Revision History .................................................................................................................................................................. 86

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

MachXO3 Family

Data Sheet

Figures

Figure 2.1. Top View of the MachXO3L/LF-1300 Device ....................................................................................................10

Figure 2.2. Top View of the MachXO3L/LF-4300 Device ....................................................................................................11

Figure 2.3. PFU Block Diagram ............................................................................................................................................12

Figure 2.4. Slice Diagram ....................................................................................................................................................13

Figure 2.5. Primary Clocks for MachXO3L/F Devices ..........................................................................................................16

Figure 2.6. Secondary High Fanout Nets for MachXO3L/F Devices ....................................................................................17

Figure 2.7. PLL Diagram ......................................................................................................................................................18

Figure 2.8. sysMEM Memory Primitives .............................................................................................................................21

Figure 2.9. Memory Core Reset ..........................................................................................................................................23

Figure 2.10. EBR Asynchronous Reset (Including GSR) Timing Diagram .............................................................................23

Figure 2.11. Group of Four Programmable I/O Cells ..........................................................................................................25

Figure 2.12. Sentry Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)..........................................27

Figure 2.13. Input Gearbox .................................................................................................................................................28

Figure 2.14. Output Gearbox ..............................................................................................................................................30

Figure 2.15. MachXO3L/LF-1300 in 256 Ball Packages, MachXO3L/LF-2100, MachXO3L/LF-4300, MachXO3L/LF-6900 and

MachXO3L/LF-9400 Banks I/O Banks..................................................................................................................................33

Figure 2.16. MachXO3L/LF-640 and MachXO3L/LF-1300 Banks.........................................................................................34

Figure 2.17. Embedded Function Block Interface ...............................................................................................................35

Figure 2.18. I

C Core Block Diagram ...................................................................................................................................36

Figure 2.19. SPI Core Block Diagram ...................................................................................................................................37

Figure 2.20. Timer/Counter Block Diagram ........................................................................................................................38

Figure 3.1. LVDS Using External Resistors (LVDS25E) .........................................................................................................51

Figure 3.2. BLVDS Multi-point-Output Example .................................................................................................................52

Figure 3.3. Differential LVPECL ...........................................................................................................................................53

Figure 3.4. MIPI D-PHY Input Using External Resistors .......................................................................................................54

Figure 3.5. MIPI D-PHY Output Using External Resistors ....................................................................................................55

Figure 3.6.Receiver GDDR71_RX. Waveforms ....................................................................................................................64

Figure 3.7. Transmitter GDDR71_TX. Waveforms ..............................................................................................................64

Figure 3.8. JTAG Port Timing Waveforms ...........................................................................................................................67

Figure 3.9. Output Test Load, LVTTL and LVCMOS Standards ............................................................................................69

Tables

Table 1.1. MachXO3L/LF Family Selection Guide .................................................................................................................9

Table 2.1. Resources and Modes Available per Slice ..........................................................................................................12

Table 2.2. Slice Signal Descriptions .....................................................................................................................................13

Table 2.3. Number of Slices Required For Implementing Distributed RAM .......................................................................14

Table 2.4. PLL Signal Descriptions .......................................................................................................................................19

Table 2.5. sysMEM Block Configurations ............................................................................................................................20

Table 2.6. EBR Signal Descriptions ......................................................................................................................................21

Table 2.7. Programmable FIFO Flag Ranges........................................................................................................................22

Table 2.8. PIO Signal List .....................................................................................................................................................26

Table 2.9. Input Gearbox Signal List....................................................................................................................................27

Table 2.10. Output Gearbox Signal List...............................................................................................................................29

Table 2.11. Supported Input Standards...............................................................................................................................32

Table 2.12. Supported Output Standards............................................................................................................................32

Table 2.13. Available MCLK Frequencies ............................................................................................................................34

Table 2.14. I

C Core Signal Description ...............................................................................................................................36

Table 2.15. SPI Core Signal Description ..............................................................................................................................37

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

MachXO3 Family

Data Sheet

Table 2.16. Timer/Counter Signal Description.................................................................................................................... 39

Table 2.17. MachXO3L/LF Power Saving Features Description .......................................................................................... 40

Table 3.1. Absolute Maximum Rating

1, 2, 3

.......................................................................................................................... 44

Table 3.2. Recommended Operating Conditions

.............................................................................................................. 44

Table 3.3. Power Supply Ramp Rates ................................................................................................................................. 44

Table 3.4. Power-On Reset Voltage Levels ......................................................................................................................... 45

Table 3.5. Hot Socketing Specifications .............................................................................................................................. 45

Table 3.6. Programming/Erase Specifications .................................................................................................................... 45

Table 3.7. DC Electrical Characteristics ............................................................................................................................... 46

Table 3.8. Static Supply Current – C/E Devices

1, 2, 3, 6

.......................................................................................................... 47

Table 3.9. Programming and Erase Supply Current – C/E Devices

1, 2, 3, 4

............................................................................ 48

Table 3.10. sysI/O Recommended Operating Conditions ................................................................................................... 49

Table 3.11. sysI/O Single-Ended DC Electrical Charateristics

1, 2

.......................................................................................... 50

Table 3.12. LVDS ................................................................................................................................................................. 51

Table 3.13. LVDS25E DC Conditions.................................................................................................................................... 52

Table 3.14. BLVDS DC Condition ......................................................................................................................................... 53

Table 3.15. LVPECL DC Conditions ...................................................................................................................................... 54

Table 3.16. MIPI DC Conditions .......................................................................................................................................... 55

Table 3.17. MIPI D-PHY Output DC Conditions ................................................................................................................... 56

Table 3.18. Pin-to-Pin Performance (LVCMOS25 12 mA Drive) .......................................................................................... 57

Table 3.19. Register-to-Register Performance ................................................................................................................... 57

Table 3.20. Maximum sysI/O Buffer Performance ............................................................................................................. 58

Table 3.21. MachXO3L/LF External Switching Characteristics – C/E Devices

1, 2, 3, 4, 5, 6, 10

................................................... 59

Table 3.22. sysCLOCK PLL Timing ........................................................................................................................................ 65

Table 3.23. NVCM/Flash Download Time ........................................................................................................................... 66

Table 3.24. JTAG Port Timing Specifications ....................................................................................................................... 66

Table 3.25. sysCONFIG Port Timing Specifications ............................................................................................................. 68

Table 3.26. I

C Port Timing Specification ............................................................................................................................ 69

Table 3.27. SPI Port Timing Specifications .......................................................................................................................... 69

Table 3.28. Test Fixture Required Components, Non-Terminated Interfaces .................................................................... 69

Table 4.1. Signal Descriptions ............................................................................................................................................. 70

Table 4.2. MachXO3L/LF-640 and MachXO3L/LF-1300 ...................................................................................................... 72

Table 4.3. MachXO3L/LF-2100............................................................................................................................................ 73

Table 4.4. MachXO3L/LF-4300............................................................................................................................................ 74

Table 4.5. MachXO3L/LF-6900............................................................................................................................................ 75

Table 4.6. MachXO3L/LF-9400C.......................................................................................................................................... 76

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

推荐资源

430ADC12与中断: #include "msp430x14x.h"#define uint unsigned int#define uchar unsigned charuint Results;//存放ADC的转换结果uint Average;uchar duma={0xc0,0xf9,0xa4,0xb0,0x99,0x92,0x82,0xf8,0x80,0x9 ......; 王阿东微控制器 MCU

WinCE,如何检测当前是否在通话及电话挂断: 如题，某一程序被呼叫时，先检测是否在通话，是则，关闭该程序的某些功能，否则开启 ...; chenxu124 嵌入式系统

段码液晶显示问题: 本帖最后由 paulhyde 于 2014-9-15 04:22 编辑我最调试液晶屏幕，发现我写的程序液晶上的数字有几段总是在晃一直不知道是什么原因额，难不成是控制器时序不对? ...; sirxdd 电子竞赛

【藏书阁】图表细说电子元器件: 37552 目录：第1章电子元器件大观园及电阻器基本电路全解 1.1 电子元器件知识三要素 1.1.1 识别电子元器件的方法、步骤和技巧 1.1.2 电子元器件电路符号识别方法和符号识别信息 1 ......; wzt 能源基础设施

TL431外围电容的一个问题: 如图单端反激开关电源的一路输出绕组为精确控制其输出的电压+Vcc，用到了TL431 在TL431的A端和参考端B端之间接入一个几百nF的电容这个电容的作用是防止从A到B之间的浪涌电流吗 ......; shaorc 模拟电子

RapidIO 和 RocketIO是什么？: 本信息来自合作QQ群：电子工程师技术交流(12425841) 群主在坛子ID：Kata 请教大家。...; 船长 FPGA/CPLD

车载导航中人机语音交互系统的设计与实现

　　语音作为自然的人机接口，可以使车载导航系统实现更安全、更人性化的操作。通过国内外车载导航系统的功能对比可知，支持语音交互是车载导航系统的一个发展趋势。另外，市场信息服务公司J.D Power and Associates的调研数据也表明，56％的消费者更倾向于选择声控的导航系统。因此，开发车载语音导航系统是很有意义的。目前，国内已经具备开发车载语音导航系统的技术基础，特别是文语转换TTS技术...[详细]
英飞凌首超意法瑞萨工业份额排名第一

　　据市场调研公司Semicast最近发表的研究报告，英飞凌（Infineon）首次在工业市场排名第一，超过了意法半导体（ST）和瑞萨（Renesas）科技。　　据这项反映2007年市场状况的研究报告，英飞凌的市场份额从上一年的6.4%上升到7.5%。意法半导体的份额则从7.8%降至7.0%。瑞萨科技的市场份额从5.4%提高到6.5%。德州仪器（TI）的市场从5.7%上升到6.3%，但它的排...[详细]
RFID技术的发展与标准化情况

　　【提要】无线射频识别(RFID)技术是一种识别技术，与之对应的识别技术还有一维条码、二维条码、光学识别技术等。 RFID技术并不是全新的技术，其应用最早可以追溯到第二次世界大战时期英国空军基地的军事设施上。近年来随着微电子、计算机和网络技术的发展，RFID技术的应用范围和深度都得到了迅速地发展。美国在伊拉克战争中对RFID技术的成功应用，以及全球有影响的大企业计划未来几年里在零售商店...[详细]
RFID有效追踪药品和医疗管理

　　药品是特殊商品，如果给病人用错药，用假药、劣药或者过期药品，将给人民的身体健康及生命带来威胁。　　近些年来，药品安全问题频频发生，2006年我国就发生了几起药品叫停事件:卫生部紧急叫停欣弗、国家食品药品监督管理局（SFDA）叫停鱼腥草注射剂等，就是因为问题、假冒伪劣药品给人们的生命安全造成了伤害。　　根据世界卫生组织的报道，全球假药比例已超过10%，全球假药年销售额已超过320亿美元...[详细]
DSP与模拟技术加速医疗电子发展

　　TI认为医疗器械在未来几年内的最大变化就是无线连接技术。它包括含远程病人监控在内的不同应用，其中远程病人监控功能将帮助医务人员无需让病人走进医院即可搜集监测其相关信息。无线连接技术与可植入设备的结合将使功能正常的大脑绕过脊椎断开部位直接连接并支配功能正常的四肢。　　应用无线连接技术可对药物释放系统进行监测、控制和优化。总之，无线连接技术将使医疗器械与决策者之间做到信息共享。可植入设备是另...[详细]
合众达电子与中国科大再建Xilinx联合实验室

　　7月9日上午，中国科技大学与美国赛灵思(XILINX)联合建设的“中国科技大学—XILINX公司联合实验室”揭牌仪式在中国科技大学信息科学技术学院电子科学与技术系隆重举行。　　联合实验室采用了Xilinx公司SPARTAN-3E系列为主的FPGA教学实验开发系统，另外配备多套开发软件，主要承担了中国科技大学“PLD与数字系统设计”研究生课程和电子科学与技术系“电子系统设计”课程的教学任务...[详细]
高性能、低饱和线性稳压器的开发

　　在整机设备不断实现小型化和省电化的今天，功耗小的低漏失线性稳压器（LDO)正成为开关电源用线性稳压器市场的主流。为了实现高性能和高速度，设备内部采用的微型计算机或数字信号处理器(DSP)工艺年年都在取得突飞猛进的进步和发展，与此同时，这些微型计算机或数字信号处理器必不可少的电源电压也越来越低。另外，不同制造工艺对应的电压各自存在差异，因此要求各种各样的供电电压。为解决这一问题，各生产厂商开始在...[详细]
一种新颖的电子式PS压力传感器

　　概述　　PS压力传感器是一种利用半导体膜片结构制成的电子式压力传感器，它可将空气压力这一物理量变换成电信号, 并能够高精度、线性地检测出压力的变化。它是松下电工公司近年推出的新产品。　　早在1954年美国C.S.Smith首先确认了半导体压电电阻效应，1955年C.Herring指出：这种压电电阻效应是由于应力的作用，引起导体与价电子带能量状态的变化，以及载流子数量与迁移率变化所产生...[详细]
计算机断层扫描(CT)

　　医疗成像领域正在发生日新月异的变化。计算机断层扫描可帮助患者进行成像检查。ST 提供从分立器件到32位数字处理器及存储器的广泛产品组合，可进一步加强计算机断层扫描应用。以下结构方块图可帮助您在众多推荐的适用产品中进行选择。 ...[详细]
基于LabVIEW快速搭建医疗设备原型

　　21世纪是生命和健康的世纪，生命科学的飞速进步不断推动着人类对自身健康和疾病的认识，如何开发创新型的医疗电子设备也成为研究的热点之一。　　医疗设备研究内容涉及众多工程学研究领域，如电子学、计算机、信息处理、光学、精密机械学等。随着医学的发展、治疗手段的多样化和相关工程领域技术的不断进步，医疗电子设备正变得日益复杂化。一般大型医疗设备由多个子系统组成，需要集成多种传感器、机械部件、电子元件，如...[详细]
低功耗便携式医学数据记录仪的设计

　　许多医学应用都需要不用外接电源线和数据线的便携式自供电设备，最明显的例子是病人随身携带用来测量心率、体温和其它健康指标的便携式数据记录仪。当然，还有很多复杂应用即使通过外部电源供电，也会需要一个小型的电池设备实现安全冗余和设备监控，如医院病房、病人居室、环境受控的实验室或贮藏设备环境参数（包括温度和湿度）都需要持续监控；另外便携设备的安装使用比需要外接电源和网线的设备更方便更灵活。在...[详细]
机顶盒该淘汰专家建议停售转向一体机

买了高清电视机之后，还需要装个数字电视机顶盒才能收看到高清电视节目的时代将被淘汰。在昨天举行的“上海高清数字电视应用发展论坛”上，上海市信息家电行业协会秘书长王长崧表示，数字电视机顶盒已不能适应数字电视发展需要，建议限期禁止模拟电视机销售，积极发展数字电视一体机。 “让老百姓花上万元买个平板电视，却看不到数字电视，除非配个机顶盒。不仅不合理，还会造成资源浪费。”在昨天的会议上，王长崧介绍说，机...[详细]
欧胜第一款用于手机的主动噪音消除芯片

2008年7月欧胜微电子宣布，其第一款专为手机应用而设计的主动噪音消除芯片现已开始提供样品。语音通信依然是手机的主要功能。现在的用户期望在任何时间和地点，甚至是在闹市或聚会场所等非常嘈杂环境中都能够进行稳定可靠、清晰可辨的通话。理想的清晰通话需要尽量减少双方的噪音，使通话双方可以听清交谈的全部要点。到目前为止，手机制造商仅仅能够在发送通道上降噪，因此背景噪音未被传...[详细]
数字信号处理（DSP ）系统测试和调试3

　　仿真的基本原理　　仿真是一种被用在嵌入式系统开发领域的技术。它可以给系统开发者带来集成硬件和软件所需的可控制性和可视性，有效地模仿DSP 处理器的电气特征和性能，同时让工程师更清晰地了解处理器的活动并加以控制。　　仿真器包含了硬件和软件技术。仿真硬件方面由DSP 芯片上的功能构成，它可以采集数据。该数据提供了有关系统活动状态和其它可视性的信息。硬件还需要从DSP 设备上高速获取此类信息，...[详细]
英特尔宣布完成首款无线WiMax芯片设计

　　英特尔近日宣布已经完成了首款移动WiMax芯片的设计，预计这一产品最早将于2008年出现在笔记本中。值得注意的是，英特尔计划将WiMax芯片同Wi-Fi整合在一起，打造一款名为“WiMax Connection 2300”的芯片组。　　首款WiMax芯片设计的完成，意味着英特尔距离创建一个完整移动WiMax平台的目标又近了一步。英特尔希望通过这一平台在更广阔的范围内为用户提供更快的无线互...[详细]

器件捷径: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多