电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT8225AI-3F-33E-25.000000T

产品描述OSC MEMS 25.0000MHZ LVCMOS LVTTL
产品类别无源元件   
文件大小390KB,共10页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT8225AI-3F-33E-25.000000T概述

OSC MEMS 25.0000MHZ LVCMOS LVTTL

SIT8225AI-3F-33E-25.000000T规格参数

参数名称属性值
类型MEMS(硅)
频率25MHz
功能启用/禁用
输出LVCMOS,LVTTL
电压 - 电源3.3V
频率稳定度±10ppm
工作温度-40°C ~ 85°C
电流 - 电源(最大值)33mA
安装类型表面贴装
封装/外壳4-SMD,无引线
大小/尺寸0.197" 长 x 0.126" 宽(5.00mm x 3.20mm)
高度 - 安装(最大值)0.032"(0.80mm)
电流 - 电源(禁用)(最大值)31mA

文档预览

下载PDF文档
SiT8225
0.3 ps Jitter Oscillator for Networking
The Smart Timing Choice
The Smart Timing Choice
Features
Applications
25 MHz, 25.001200 MHz and 25.000625 MHz for Ethernet
applications
100% pin-to-pin drop-in replacement to quartz-based oscillators
Ultra low phase jitter: 0.3 ps
Frequency stability as low as ±10 PPM
Industrial or extended commercial temperature range
LVCMOS/LVTTL compatible output
Standby or output enable modes
Standard 4-pin packages: 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2, 7.0 x 5.0 mm
2
Outstanding silicon reliability of 2 FIT or 500 million hour MTBF
Pb-free, RoHS and REACH compliant
Ultra short lead time
SATA, SAS, Ethernet, 10Gb Ethernet, XAUI
Computing, storage, networking, telecom, industrial control
Electrical Characteristics
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
-10
-20
-25
-50
Operating Temperature Range
Supply Voltage
T_use
Vdd
-20
-40
1.71
2.25
2.52
2.97
Current Consumption
OE Disable Current
Standby Current
Duty Cycle
Rise/Fall Time
Idd
I_OD
I_std
DC
Tr, Tf
45
Output Voltage High
Output Voltage Low
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
Startup Time
OE Enable/Disable Time
Resume Time
RMS Period Jitter
RMS Phase Jitter (random)
First year Aging
10-year Aging
VOH
VOL
VIH
VIL
Z_in
T_start
T_oe
T_resume
T_jitt
T_phj
F_aging
90%
70%
2
-1.5
-5
Typ.
1.8
2.5
2.8
3.3
31
29
1.2
2.2
3.4
100
7
6
1.5
2
0.25
Max.
+10
+20
+25
+50
+70
+85
1.89
2.75
3.08
3.63
33
31
31
30
70
10
55
2
10%
30%
250
10
150
10
2
3
0.3
+1.5
+5
Unit
MHz
PPM
PPM
PPM
PPM
°C
°C
V
V
V
V
mA
mA
mA
mA
A
A
%
ns
ns
ns
Vdd
Vdd
Vdd
Vdd
kΩ
MΩ
ms
ns
ms
ps
ps
ps
PPM
PPM
In standby mode, measured from the time ST pin crosses
50% threshold. Refer to
Figure 5.
Vdd = 2.5V, 2.8V or 3.3V
Vdd = 1.8V
IEEE802.3-2005 10GbE jitter measurement specifications
25°C
25°C
15 pF load, 10% - 90% Vdd
30 pF load, 10% - 90% Vdd
45 pF load, 10% - 90% Vdd
IOH = -6 mA, IOL = 6 mA, (Vdd = 3.3V, 2.8V, 2.5V)
IOH = -3 mA, IOL = 3 mA, (Vdd = 1.8V)
Pin 1, OE or ST
Pin 1, OE or ST
Pin 1, OE logic high or logic low, or ST logic high
Pin 1, ST logic low
Measured from the time Vdd reaches its rated minimum value
No load condition, Vdd = 2.5V, 2.8V or 3.3V
No load condition, Vdd = 1.8V
Vdd = 2.5V, 2.8V or 3.3V, OE = GND, output is Weakly Pulled
Vdd = 1.8 V. OE = GND, output is Weakly Pulled Down
Vdd = 2.5V, 2.8V or 3.3V, ST = GND, output is Weakly Pulled
Vdd = 1.8 V. ST = GND, output is Weakly Pulled Down
Extended Commercial
Industrial
Supply voltages between 2.5V and 3.3V can be supported.
Contact
SiTime
for additional information.
Inclusive of Initial tolerance at 25 °C, and variations over
operating temperature, rated power supply voltage and load
Condition
25.000000, 25.001200, 25.000625
Note:
1. All electrical specifications in the above table are specified with 15 pF output load and for all Vdd(s) unless otherwise stated.
2. Contact
SiTime
for custom drive strength to drive higher or multiple load, or SoftEdge™ option for EMI reduction.
SiTime Corporation
Rev. 1.01
990 Almanor Avenue
Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised March 4, 2013
Windows Mobile 2003 支持 java开发环境吗?
Windows Mobile 2003 支持 java开发环境吗? 使用JDK1.5开发的程序能运行吗?...
zhufeiyu830 嵌入式系统
一个闪光灯电路
请高手指点指点,是如何工作的。请见下图。谢谢! file:///C:/Documents%20and%20Settings/ks/桌面/2.jpg 本帖最后由 KOKUSAN 于 2009-10-20 10:46 编辑 ]...
KOKUSAN 模拟电子
P1.1按键产生1S_500HZ方波P1.2产生连续500HZ方波
//****************************************************************************** // LaunchPad Lab4 - Timer Toggle P1.6, // // MSP430G2452 // ------- ......
铃洞祺彩 微控制器 MCU
Modelsim 仿真后总是no extended dataflow license exists@【FPGA/CPLD】
本帖最后由 feikufeirong 于 2015-2-12 16:34 编辑 code反复检查了应该没有问题 compile之后 同时simulate counter.vhd 和 counter.tb.vhd后不弹出波形页面,这时候再打开simulate 就只剩cou ......
feikufeirong FPGA/CPLD
一个关于Eboot跳转OAL的问题
原来的系统是正常的,现在由于需要将NK的位置向后一段,于是在CONFIG.BIB中做了如下更改: EMORY RESERVED 80000000 00008000 RESERVED DRV_GLB 80008000 ......
ys1100cn 嵌入式系统
【富士通FRAM心得提交】FRAM MB85RC16测试心得及项目应用
本帖最后由 fengye5340 于 2014-1-12 16:26 编辑 【Fujitsu FRAM 介绍】 FRAM即铁电存储器。 FRAM利用铁电晶体的铁电效应实现数据存储。铁电效应是指在铁电晶体上施加一定的电场时,晶 ......
fengye5340 综合技术交流

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1982  2214  1039  2697  1465  32  39  28  3  51 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved