R/2R Ladder Networks
R/2R Ladder Networks are available in both DIP and SIP
(Molded or Conformal) configurations.
OUT
16
16-PIN
8-BIT
DIP
RT
9
taken from the R/2R ladder. This terminal (OUT) is commonly
used to drive an operational amplifier. RT (the terminating resis-
tor) is always connected to ground.
Standard R/2R Ladder Networks have a resistance tolerance of
±2.0% (±1.0% available on all but low profile SIPs).
15
14
13
12
11
10
R
2R
1
1
MSB
2
2
R
2R
3
3
R
2R
4
4
R
2R
5
5
R
2R
6
6
R
2R
7
7
R
2R
8
2R
2R
Standard R/2R Ladder Networks
Availability is as follows:
DIP/SMD
14 Pin - 7 Bit
16 Pin - 8 Bit
SIP-CONFORMAL
6 Pin - 4 Bit
7 Pin - 5 Bit
8 Pin - 6 Bit
9 Pin - 7 Bit
10 Pin - 8 Bit
11 Pin - 9 Bit
12 Pin -10 Bit
14 Pin -12 Bit
SIP MOLDED
6 Pin - 4 Bit
8 Pin - 6 Bit
10 Pin - 8 Bit
PIN
BIT
8
LSB
10-PIN
8-BIT
SIP
R
2R
2
1
MSB
3
2
R
2R
4
3
R
2R
5
4
R
2R
6
5
R
2R
7
6
R
2R
8
7
R
2R
9
8
LSB
2R
10
RT
2R
PIN 1
BIT OUT
The R/2R Ladder Network is commonly used for Digital to
Analog (D/A) conversions and Analog to Digital (A/D) conversion
by successive approximations. The bits of the ladder are the
points at which input signals are presented to the ladder and
the output terminal (OUT) is the point at which the output is
Resistor Power Ratings @ 70˚ C
Low Profile SIP & DIP ....................................................
Medium Profile SIP ........................................................
High Profile SIP ..............................................................
.125W
.170W
.200W
How To Order R/2R Ladder Networks
41 16 R - R2R - 503
Model
(41 = Molded DIP)
(43 = Molded SIP)
(44 = Wide Body SMD)
(46 = Conformal SIP)
(48 = SMD)
Number of Pins
Physical Configuration
(R = Low Profile - Molded)
(X = Low Profile - Conformal)
(M = Medium Profile)
(H = High Profile)
(P = Medium Body SOIC)
Electrical Configuration
• R2R = R/2R Ladder Network
Resistance/Capacitance Code
(For value of R). 2R is double this value.
• First 2 digits are significant.
• Third digit represents the number
of zeros to follow.
Specifications are subject to change without notice.
331
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
