Datasheet> 器件分类 > 可编程逻辑器件> 可编程逻辑> LCMXO3L-9400E-5MG256I

LCMXO3L-9400E-5MG256I: 产品描述9400 LUTS 206 I/O 1.2V -5 SPEED; 产品类别可编程逻辑器件可编程逻辑; 文件大小2MB，共93页; 制造商Lattice(莱迪斯); 官网地址http://www.latticesemi.com; 标准

下载文档详细参数全文预览

LCMXO3L-9400E-5MG256I在线购买

供应商	器件名称	价格	最低购买	库存
	LCMXO3L-9400E-5MG256I	-	-	点击查看	点击购买

LCMXO3L-9400E-5MG256I概述

9400 LUTS 206 I/O 1.2V -5 SPEED

LCMXO3L-9400E-5MG256I规格参数

参数名称	属性值
是否Rohs认证	符合
包装说明	VFBGA,
Reach Compliance Code	compliant
ECCN代码	EAR99
JESD-30 代码	S-PBGA-B256
长度	9 mm
可配置逻辑块数量	1175
端子数量	256
组织	1175 CLBS
封装主体材料	PLASTIC/EPOXY
封装代码	VFBGA
封装形状	SQUARE
封装形式	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
峰值回流温度（摄氏度）	NOT SPECIFIED
可编程逻辑类型	FIELD PROGRAMMABLE GATE ARRAY
座面最大高度	1 mm
最大供电电压	1.26 V
最小供电电压	1.14 V
标称供电电压	1.2 V
表面贴装	YES
端子形式	BALL
端子节距	0.5 mm
端子位置	BOTTOM
处于峰值回流温度下的最长时间	NOT SPECIFIED
宽度	9 mm
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

MachXO3 Family

Data Sheet

FPGA-DS-02032-2.3

November 2018

MachXO3 Family

Data Sheet

Contents

Acronyms in This Document .................................................................................................................................................6

1. Introduction ..................................................................................................................................................................7

1.1.

Features...............................................................................................................................................................8

1.1.1. Solutions .........................................................................................................................................................8

1.1.2. Flexible Architecture .......................................................................................................................................8

1.1.3. Advanced Packaging .......................................................................................................................................8

1.1.4. Pre-Engineered Source Synchronous I/O ........................................................................................................8

1.1.5. High Performance, Flexible I/O Buffer ............................................................................................................8

1.1.6. Flexible On-Chip Clocking................................................................................................................................8

1.1.7. Non-volatile, Multi-time Programmable.........................................................................................................8

1.1.8. TransFR Reconfiguration .................................................................................................................................8

1.1.9. Enhanced System Level Support .....................................................................................................................8

1.1.10.

Applications ................................................................................................................................................8

1.1.11.

Low Cost Migration Path ............................................................................................................................8

2. Architecture ................................................................................................................................................................10

2.1.

Architecture Overview ......................................................................................................................................10

2.2.

PFU Blocks .........................................................................................................................................................12

2.2.1. Slices .............................................................................................................................................................12

2.2.2. Modes of Operation ......................................................................................................................................14

2.2.3. RAM Mode ....................................................................................................................................................14

2.2.4. ROM Mode ....................................................................................................................................................14

2.3.

Routing ..............................................................................................................................................................15

2.4.

Clock/Control Distribution Network...................................................................................................................15

2.4.1. sysCLOCK Phase Locked Loops (PLLs) ...........................................................................................................17

2.5.

sysMEM Embedded Block RAM Memory ..........................................................................................................20

2.5.1. sysMEM Memory Block ................................................................................................................................20

2.5.2. Bus Size Matching .........................................................................................................................................20

2.5.3. RAM Initialization and ROM Operation ........................................................................................................20

2.5.4. Memory Cascading .......................................................................................................................................20

2.5.5. Single, Dual, Pseudo-Dual Port and FIFO Modes ..........................................................................................21

2.5.6. FIFO Configuration ........................................................................................................................................22

2.5.7. Memory Core Reset ......................................................................................................................................22

2.5.8. EBR Asynchronous Reset ..............................................................................................................................23

2.6.

Programmable I/O Cells (PIC) ............................................................................................................................24

2.7.

PIO .....................................................................................................................................................................26

2.7.1. Input Register Block ......................................................................................................................................26

2.7.2. Output Register Block ...................................................................................................................................26

2.7.3. Tri-state Register Block .................................................................................................................................27

2.8.

Input Gearbox ...................................................................................................................................................27

2.9.

Output Gearbox.................................................................................................................................................29

2.10. sysI/O Buffer ......................................................................................................................................................31

2.10.1.

Typical I/O Behavior during Power-up .....................................................................................................31

2.10.2.

Supported Standards ................................................................................................................................31

2.10.3.

sysI/O Buffer Banks...................................................................................................................................33

2.11. Hot Socketing ....................................................................................................................................................34

2.12. On-chip Oscillator ..............................................................................................................................................34

2.13. Embedded Hardened IP Functions ....................................................................................................................35

2.13.1.

Hardened I

C IP Core ................................................................................................................................35

2.13.2.

Hardened SPI IP Core ................................................................................................................................36

2.13.3.

Hardened Timer/Counter .........................................................................................................................38

2.14. User Flash Memory (UFM) ................................................................................................................................39

2.15. Standby Mode and Power Saving Options ........................................................................................................39

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

MachXO3 Family

Data Sheet

2.16. Power On Reset ................................................................................................................................................. 40

2.17. Configuration and Testing ................................................................................................................................. 41

2.17.1.

IEEE 1149.1-Compliant Boundary Scan Testability ................................................................................... 41

2.17.2.

Device Configuration ................................................................................................................................ 41

2.18. TraceID .............................................................................................................................................................. 43

2.19. Density Shifting ................................................................................................................................................. 43

3. DC and Switching Characteristics ............................................................................................................................... 44

3.1.

Absolute Maximum Rating ................................................................................................................................ 44

3.2.

Recommended Operating Conditions ............................................................................................................... 44

3.3.

Power Supply Ramp Rates ................................................................................................................................ 44

3.4.

Power-On-Reset Voltage Levels ........................................................................................................................ 45

3.5.

Hot Socketing Specifications ............................................................................................................................. 45

3.6.

Programming/Erase Specifications ................................................................................................................... 45

3.7.

ESD Performance .............................................................................................................................................. 45

3.8.

DC Electrical Characteristics .............................................................................................................................. 46

3.9.

Static Supply Current – C/E Devices .................................................................................................................. 47

3.10. Programming and Erase Supply Current – C/E Devices ..................................................................................... 48

3.11. sysI/O Recommended Operating Conditions ..................................................................................................... 49

3.12. sysI/O Single-Ended DC Electrical Characteristics .............................................................................................. 50

3.13. sysI/O Differential Electrical Characteristics ..................................................................................................... 51

3.13.1.

LVDS.......................................................................................................................................................... 51

3.13.2.

LVDS Emulation ........................................................................................................................................ 51

3.13.3.

BLVDS ....................................................................................................................................................... 52

3.13.4.

LVPECL....................................................................................................................................................... 53

3.13.5.

MIPI D-PHY Emulation .............................................................................................................................. 54

3.14. Typical Building Block Function Performance – C/E Devices ............................................................................ 57

3.14.1.

Pin-to-Pin Performance (LVCMOS25 12 mA Drive) .................................................................................. 57

3.14.2.

Register-to-Register Performance ............................................................................................................ 57

3.15. Derating Logic Timing ........................................................................................................................................ 57

3.16. Maximum sysI/O Buffer Performance .............................................................................................................. 58

3.17. MachXO3L/LF External Switching Characteristics – C/E Devices ...................................................................... 59

3.18. sysCLOCK PLL Timing ......................................................................................................................................... 65

3.19. NVCM/Flash Download Time ............................................................................................................................ 66

3.20. JTAG Port Timing Specifications ........................................................................................................................ 66

3.21. sysCONFIG Port Timing Specifications .............................................................................................................. 68

3.22. I

C Port Timing Specifications ........................................................................................................................... 69

3.23. SPI Port Timing Specifications ........................................................................................................................... 69

3.24. Switching Test Conditions ................................................................................................................................. 69

4. Signal Descriptions...................................................................................................................................................... 70

4.1.

Pin Information Summary ................................................................................................................................. 72

5. MachXO3 Part Number Description ........................................................................................................................... 77

6. Ordering Information ................................................................................................................................................. 78

6.1.

MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging ...... 78

6.2.

MachXO3LF Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging .... 81

References .......................................................................................................................................................................... 85

Revision History .................................................................................................................................................................. 86

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

MachXO3 Family

Data Sheet

Figures

Figure 2.1. Top View of the MachXO3L/LF-1300 Device ....................................................................................................10

Figure 2.2. Top View of the MachXO3L/LF-4300 Device ....................................................................................................11

Figure 2.3. PFU Block Diagram ............................................................................................................................................12

Figure 2.4. Slice Diagram ....................................................................................................................................................13

Figure 2.5. Primary Clocks for MachXO3L/F Devices ..........................................................................................................16

Figure 2.6. Secondary High Fanout Nets for MachXO3L/F Devices ....................................................................................17

Figure 2.7. PLL Diagram ......................................................................................................................................................18

Figure 2.8. sysMEM Memory Primitives .............................................................................................................................21

Figure 2.9. Memory Core Reset ..........................................................................................................................................23

Figure 2.10. EBR Asynchronous Reset (Including GSR) Timing Diagram .............................................................................23

Figure 2.11. Group of Four Programmable I/O Cells ..........................................................................................................25

Figure 2.12. Sentry Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)..........................................27

Figure 2.13. Input Gearbox .................................................................................................................................................28

Figure 2.14. Output Gearbox ..............................................................................................................................................30

Figure 2.15. MachXO3L/LF-1300 in 256 Ball Packages, MachXO3L/LF-2100, MachXO3L/LF-4300, MachXO3L/LF-6900 and

MachXO3L/LF-9400 Banks I/O Banks..................................................................................................................................33

Figure 2.16. MachXO3L/LF-640 and MachXO3L/LF-1300 Banks.........................................................................................34

Figure 2.17. Embedded Function Block Interface ...............................................................................................................35

Figure 2.18. I

C Core Block Diagram ...................................................................................................................................36

Figure 2.19. SPI Core Block Diagram ...................................................................................................................................37

Figure 2.20. Timer/Counter Block Diagram ........................................................................................................................38

Figure 3.1. LVDS Using External Resistors (LVDS25E) .........................................................................................................51

Figure 3.2. BLVDS Multi-point-Output Example .................................................................................................................52

Figure 3.3. Differential LVPECL ...........................................................................................................................................53

Figure 3.4. MIPI D-PHY Input Using External Resistors .......................................................................................................54

Figure 3.5. MIPI D-PHY Output Using External Resistors ....................................................................................................55

Figure 3.6.Receiver GDDR71_RX. Waveforms ....................................................................................................................64

Figure 3.7. Transmitter GDDR71_TX. Waveforms ..............................................................................................................64

Figure 3.8. JTAG Port Timing Waveforms ...........................................................................................................................67

Figure 3.9. Output Test Load, LVTTL and LVCMOS Standards ............................................................................................69

Tables

Table 1.1. MachXO3L/LF Family Selection Guide .................................................................................................................9

Table 2.1. Resources and Modes Available per Slice ..........................................................................................................12

Table 2.2. Slice Signal Descriptions .....................................................................................................................................13

Table 2.3. Number of Slices Required For Implementing Distributed RAM .......................................................................14

Table 2.4. PLL Signal Descriptions .......................................................................................................................................19

Table 2.5. sysMEM Block Configurations ............................................................................................................................20

Table 2.6. EBR Signal Descriptions ......................................................................................................................................21

Table 2.7. Programmable FIFO Flag Ranges........................................................................................................................22

Table 2.8. PIO Signal List .....................................................................................................................................................26

Table 2.9. Input Gearbox Signal List....................................................................................................................................27

Table 2.10. Output Gearbox Signal List...............................................................................................................................29

Table 2.11. Supported Input Standards...............................................................................................................................32

Table 2.12. Supported Output Standards............................................................................................................................32

Table 2.13. Available MCLK Frequencies ............................................................................................................................34

Table 2.14. I

C Core Signal Description ...............................................................................................................................36

Table 2.15. SPI Core Signal Description ..............................................................................................................................37

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

MachXO3 Family

Data Sheet

Table 2.16. Timer/Counter Signal Description.................................................................................................................... 39

Table 2.17. MachXO3L/LF Power Saving Features Description .......................................................................................... 40

Table 3.1. Absolute Maximum Rating

1, 2, 3

.......................................................................................................................... 44

Table 3.2. Recommended Operating Conditions

.............................................................................................................. 44

Table 3.3. Power Supply Ramp Rates ................................................................................................................................. 44

Table 3.4. Power-On Reset Voltage Levels ......................................................................................................................... 45

Table 3.5. Hot Socketing Specifications .............................................................................................................................. 45

Table 3.6. Programming/Erase Specifications .................................................................................................................... 45

Table 3.7. DC Electrical Characteristics ............................................................................................................................... 46

Table 3.8. Static Supply Current – C/E Devices

1, 2, 3, 6

.......................................................................................................... 47

Table 3.9. Programming and Erase Supply Current – C/E Devices

1, 2, 3, 4

............................................................................ 48

Table 3.10. sysI/O Recommended Operating Conditions ................................................................................................... 49

Table 3.11. sysI/O Single-Ended DC Electrical Charateristics

1, 2

.......................................................................................... 50

Table 3.12. LVDS ................................................................................................................................................................. 51

Table 3.13. LVDS25E DC Conditions.................................................................................................................................... 52

Table 3.14. BLVDS DC Condition ......................................................................................................................................... 53

Table 3.15. LVPECL DC Conditions ...................................................................................................................................... 54

Table 3.16. MIPI DC Conditions .......................................................................................................................................... 55

Table 3.17. MIPI D-PHY Output DC Conditions ................................................................................................................... 56

Table 3.18. Pin-to-Pin Performance (LVCMOS25 12 mA Drive) .......................................................................................... 57

Table 3.19. Register-to-Register Performance ................................................................................................................... 57

Table 3.20. Maximum sysI/O Buffer Performance ............................................................................................................. 58

Table 3.21. MachXO3L/LF External Switching Characteristics – C/E Devices

1, 2, 3, 4, 5, 6, 10

................................................... 59

Table 3.22. sysCLOCK PLL Timing ........................................................................................................................................ 65

Table 3.23. NVCM/Flash Download Time ........................................................................................................................... 66

Table 3.24. JTAG Port Timing Specifications ....................................................................................................................... 66

Table 3.25. sysCONFIG Port Timing Specifications ............................................................................................................. 68

Table 3.26. I

C Port Timing Specification ............................................................................................................................ 69

Table 3.27. SPI Port Timing Specifications .......................................................................................................................... 69

Table 3.28. Test Fixture Required Components, Non-Terminated Interfaces .................................................................... 69

Table 4.1. Signal Descriptions ............................................................................................................................................. 70

Table 4.2. MachXO3L/LF-640 and MachXO3L/LF-1300 ...................................................................................................... 72

Table 4.3. MachXO3L/LF-2100............................................................................................................................................ 73

Table 4.4. MachXO3L/LF-4300............................................................................................................................................ 74

Table 4.5. MachXO3L/LF-6900............................................................................................................................................ 75

Table 4.6. MachXO3L/LF-9400C.......................................................................................................................................... 76

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

推荐资源

急!Jumping to 0x0013A01C??: 在通过网络下载操作系统镜像时，目标机黑屏，显示Jumping to 0x0013A01C，开发主机接收不到信息。按Attach，则出现以下错误： CoreCon) 20:08:31 08/04/2009 中国标准时间: Failed to co ......; zengmingxia 嵌入式系统

基于FPGA与色敏传感器的颜色识别系统: 508103 ...; 至芯科技FPGA大牛 FPGA/CPLD

里面的提到的sis530板子哪里有的买啊？: rt...; ytpen 嵌入式系统

开关切换: 本帖最后由 paulhyde 于 2014-9-15 09:18 编辑这个怎么实现开关切换，有哪位知道，解释一下 ...; feiyun 电子竞赛

求助!: 大家好！我想问一下，采用哪一型号的室温传感器采集室温并发送给单片机？...; 阳春面传感器

stm8s003模拟串口: 现在有个项目用到stm8s003，本身只有一个串口，但是实际需求三个，也就是还要模拟两个串口，想请教一下硬件像我下图这样设计软件商可以实现吗？还是说模拟串口有什么别的要求？434043 ...; CcKk 单片机

飞兆半导体的高速逻辑门光耦合器FOD07xx

飞兆半导体公司 (Fairchild Semiconductor) 为设计人员带来新型的光耦合器解决方案，提供快速和稳定的隔离接口，能够在噪杂的工业环境中确保低传输错误率和公认的可靠性。全新的 FOD0721 、 FOD0720 和 FOD0710 逻辑门光耦合器，可以在总线接口将逻辑控制电路和收发器隔离开来。由于工业系统易受瞬变噪声的影响， FOD07xx 系列器件具有的...[详细]
英特尔为iPhone供应芯片重返手机市场

　　据台湾《经济日报》报道，苹果iPhone 3G下一代产品将采用英特尔Atom处理器，预计于2009、2010年上市。　　3G版iPhone将于7月11日在22个国家和地区同步上市，由于其极具竞争力的价格，甚至在某些国家是零元手机，因此受到了消费者的广泛关注，同时也使诺基亚、三星等手机大厂倍感压力。　　据悉，3G iPhone目前采用的是三星处理器核心，但因英特尔Atom处理器具有省电...[详细]
手机无线芯片出货量放缓但前景可期

　　市场研究集团Forward Concepts通过对WSTS的最新半导体出货量统计数据进行分析，认为尽管出现了手机芯片的出货量放缓现象，但对统计的数据表示质疑。　　手机专用DSP和RISC芯片的五月份出货量比四月份增加了8%，从去年五月份累计增长率为47%。　　Forward Concepts的总裁Will Strauss同时也指出，WSTS的报告称用于无线设备的DSP五月份出货量比四...[详细]
英特尔R1000：RFID超高频的风暴眼？

　　【RFID射频快报2007年4月13日讯】在今年三月份，算得上重磅新闻的就是英特尔研发出超高频频段高度集成的芯片产品R1000。随着R1000产品的高调登场，环绕其身旁的低成本、多功能和省能耗等光环也引发了国内外业界研究专家和行业企业的强烈关注和热议。RFID射频快报记者分别致电业内相关人士，就英特尔R1000是否会引发超高频市场剧变一事进行了调查和采访。　　技术成本多优势创造未来新...[详细]
UHF RFID标签电路设计

　　射频识别(RFID)市场出现强劲增长，2004年其销售额高达17亿美元，2008年预计将达到59亿美元。这种激增的需求受到来自下一代RFID系统的带动，下一代系统将会提供非视距的可读性、改进的安全性，并可以重新配置产品信息。这些应用包括了库存跟踪、处方用药跟踪和认证、汽车安全钥匙，以及安全设施的门禁控制等。在很多以前的出版物中可以找到有关RFID应用与发展良机的细节。这些功能将可能通过EPC...[详细]
风河与Intel合作推出MID Linux平台快速发展

　　7月11日，设备软件优化（DSO）厂商风河系统公司（Wind River）日前宣布与Intel合作共同推动MID（Mobile Internet Device, 移动互联网设备）市场的快速发展。借助于Intel公司的支持，风河将推出面向MID市场的开放式、可扩展的Moblin Linux平台。此外，风河还将推出针对Intel Centrino Atom处理器进行优化的商用级Mobli...[详细]
未来几年忆阻器发展将迎来黄金时期

　　电子电路理论中的第四种无源元件——忆阻器（Memristor），通过控制衬底（基片）材料有望在2009年制作出一种新的存储器，从而向制造原型迈进一大步。　　4月，HP Labs研究者声称他们已经制造出忆阻器，加州大学伯克利分校的蔡少棠教授在1971年的一篇论文中，假定其为第四种无源元件，其他三种则是电阻器、电容器和电感器。　　如今，HP Labs已经证实了怎样控制忆阻器材料，它会随着流...[详细]
基于SiC集成技术的生物电信号采集方案

　　人体信息监控是一个新兴的领域，人们设想开发无线脑电图(EEG)监控设备来诊断癫痫病人，可穿戴的无线EEG能够极大地改善病人的活动空间，并最终通过因特网实现家庭监护。这样的无线EEG系统已经有了，但如何将他们的体积缩小到病人可接受的程度还是一个不小的挑战。本文介绍采用IMEC的SiC技术，它的开发重点是进一步缩小集成后的EEG系统体积以及将低功耗处理技术、无线通信技术和能量提取技术整合起来，在...[详细]
为磁共振成像设计耦合的微带谐振器

　　用于医学和科学应用的磁共振成像(MRI)系统需要一个能够建立一个均匀强磁场的高性能、高功率电感。横向电磁(TEM)谐振器1作为需要磁场强度4.7和9.4T的MRI应用中标准交鸟笼型线圈2的高级替代最近颇受关注。比如，在操作频率为200和400MHz时，横向电磁(TEM)谐振器能够达到比同等鸟笼型线圈引起的改进MRI图像质量更好的磁场同向性和更高的品质因素(Q)。为了支持面向基于耦合微带线的MR...[详细]
设计工程师们缔造医学奇迹

　　伊拉克战场退伍的老兵因为战场路边的手雷炸丢了手臂, 他们期盼着能像正常人一样行动；中风患者期望麻痹的肢体能再次复员；外科医生试图找到安全的办法来给活人的心脏实施手术…… 　　设计工程师们同医学专家合作, 使用尖端的运动系统共同设计解决这些难题的方法。例如约翰霍普金斯大学的工程设计师们正在进行领先世界的仿生手臂的研究。　　在马萨诸塞州，两位年轻的麻省理工毕业的工程师设计了一种马达支架能够让中风...[详细]
Ocean Blue支持Freeview+ PVR高清

Ocean Blue 软件公司宣布全面支持英国数字电视组织 (Digital Terrestrial Group, DTG) 硬盘式机顶盒软件标准，并重新命名该标准为 Freeview+ 。 Freeview+ 是首个用于个人 / 数字视频录像机 (PVR/DVR) 的软件标准，由 DTG 标准组织制定， Ocean Blue 是这个组织的活跃成员。 ...[详细]
Altium的产品设计增添全新设计数据发布功能

2008 年 7 月 15 日， Altium 宣布其一体化电子产品设计解决方案增添全新的项目管理与设计数据发布功能，从而使电子产品设计人员能够轻松管理当今复杂且多样化的设计项目。 Altium 的 Altium Designer 一体化解决方案基于单个数据模型之上，允许设计人员同步所有电子产品设计阶段的数据，并可在设计的所有层面（从原理图捕获...[详细]
工程师们如何设计新一代自动化测试系统

　　绪论：自动化测试系统的设计挑战　　测试管理人员和工程师们为了保证交付到客户手中的产品质量和可靠性，在各种应用领域(从设计验证，经终端产品测试，到设备维修诊断)都采用自动化测试系统。他们使用自动测试系统执行简单的“通过”或“失败”测试，或者通过它执行一整套的产品特性测试。由于设计周期后期产品瑕疵检测的成本呈上升趋势，自动化测试系统迅速地成为产品开发流程中一个重要的部分。这篇“设计下一代...[详细]
基于AD7888的度激光器监测系统的设计

　　在高稳定度激光器的研制中,实时监测激光器的工作状态是需要重点关注的问题。本系统实现了高稳定度激光器温度控制系统、激光管工作电流、工作电压、激光器光功率的实时精确监测，以及激光器工作状态数据的存储和数据串行上传的功能。其中电流设定值和实际工作电流的观测可以更好地确定激光器的工作状态。系统结构图如图1所示。　　　　　　图1 系统结构框图　　本系统的实时监测是利用AD模数转化器...[详细]
动态范围压缩，得到绝佳音质的好选择？

　　如果谈资论辈，似乎再也没有像“动态范围压缩”这样堂而皇之地人为制造失真，反而受到好评的例子了！当然，除非你是狂热的音响“发烧友”，对声音质量绝不妥协。　　更多的时候，你会权衡面积、器件成本、设计成本等因素，转而对动态范围压缩抛出橄榄枝。而TI首款具有动态范围压缩功能的立体声D类放大器的推出似乎也是情理之中的事情。　　平常我们所说的动态范围是最强声音与最弱声音的强度差，单位用“db” ...[详细]

器件捷径: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多