LOW INPUT CURRENT
HIGH GAIN SPLIT
DARLINGTON OPTOCOUPLERS
SINGLE-CHANNEL
6N138
6N139
DESCRIPTION
The 6N138/9 and HCPL-2730/HCPL-2731 optocouplers consist of an AlGaAs LED
optically coupled to a high gain split darlington photodetector.
The split darlington configuration separating the input photodiode and the first
stage gain from the output transistor permits lower output saturation voltage and
higher speed operation than possible with conventional darlington phototransistor
optocoupler. In the dual channel devices, HCPL-2730/HCPL2731, an integrated
emitter - base resistor provides superior stability over temperature.
The combination of a very low input current of 0.5 mA and a high current transfer
ratio of 2000% makes this family particularly useful for input interface to MOS,
CMOS, LSTTL and EIA RS232C, while output compatibility is ensured to CMOS as
well as high fan-out TTL requirements.
An internal noise shield provides exceptional common mode rejection of 10 kV/µs.
An improved package allows superior insulation permitting a 480 V working voltage
compared to industry standard 220 V.
8
1
DUAL-CHANNEL
HCPL-2730
HCPL-2731
8
1
8
1
FEATURES
•
•
•
•
•
•
•
Low current - 0.5 mA
Superior CTR-2000%
Superior CMR-10 kV/µs
Double working voltage-480V RMS
CTR guaranteed 0-70°C
U.L. recognized (File # E90700)
Dual Channel - HCPL-2730
HCPL-2731
APPLICATIONS
•
•
•
•
•
•
Digital logic ground isolation
Telephone ring detector
EIA-RS-232C line receiver
High common mode noise line receiver
µP bus isolation
Current loop receiver
N/C 1
8 V
CC
+ 1
V
F1
8 V
CC
+ 2
V
F
_
3
7 V
B
_ 2
7 V
01
6 V
O
_
V
F2
3
6 V
02
N/C 4
5 GND
+ 4
5 GND
6N138 / 6N139
HCPL-2730 / HCPL-2731
ABSOLUTE MAXIMUM RATINGS
Parameter
Storage Temperature
Operating Temperature
Lead Solder Temperature
EMITTER
DC/Average Forward Input Current
(No derating required up to 85°C)
Symbol
T
STG
T
OPR
T
SOL
Each Channel
Each Channel
I
F
(avg)
I
F
(pk)
I
F
(trans)
Each Channel
Each Channel
Each Channel
(6N138 and 6N139)
(6N138, HCPL-2730)
(6N139, HCPL-2731)
Each Channel
V
R
P
D
I
O
(avg)
V
EB
V
CC
, V
O
P
D
Value
-55 to +125
-40 to +85
260 for 10 sec
20
40
1.0
5
35
60
0.5
-0.5 to 7
-0.5 to 18
100
Units
°C
°C
°C
mA
mA
A
V
mW
mA
V
V
mW
Peak Forward Input Current (50% duty cycle, 1 ms P.W.)
Peak Transient Input Current - (!"1 µs P.W., 300 pps)
Reverse Input Voltage
Input Power Dissipation
DETECTOR
Average Output Current
Emitter-Base Reverse Voltage
Supply Voltage, Output Voltage
Output power dissipation
12/27/99
200023A
LOW INPUT CURRENT
HIGH GAIN SPLIT
DARLINGTON OPTOCOUPLERS
SINGLE-CHANNEL
6N138
6N139
DUAL-CHANNEL
HCPL-2730
HCPL-2731
ELECTRICAL CHARACTERISTICS
Parameter
EMITTER
Input Forward Voltage
Input Reverse Breakdown Voltage
(T
A
= 0 to 70°C unless otherwise specified.)
INDIVIDUAL COMPONENT CHARACTERISTICS
Test Conditions
T
A
=25°C)
Each Channel (I
F
= 1.6 mA)
(T
A
= 25°C, I
R
= 10 µA)
Each Channel
(I
F
= 1.6 mA)
Symbol
V
F
BV
R
(#V
F
/#T
A
)
Device
All
All
All
6N139
I
OH
HCPL-2731
6N138
HCPL-2730
6N138
I
CCL
6N139
HCPL-2731
HCPL-2730
6N138
I
CCH
6N139
HCPL-2731
HCPL-2730
0.01
0.4
1.3
0.05
0.1
250
1.5
mA
3
10
µA
20
5.0
Min
Typ**
1.30
Max
1.7
1.75
20
-1.8
0.01
100
Unit
V
V
mV/°C
µA
Temperature coefficient of forward voltage
DETECTOR
(I
F
= 0 mA, V
O
= V
CC
= 18 V)
Each Channel
(I
F
= 0 mA, V
O
= V
CC
= 7 V)
Each Channel
(I
F
= 1.6 mA, V
O
= Open)
(V
CC
= 18 V)
(I
F1
= I
F2
= 1.6 mA, V
CC
= 18 V)
(V
O1
= V
O2
= Open, V
CC
= 7 V)
(I
F
= 0 mA, V
O
= Open)
Logic high output current
Logic low supply
Logic high supply
(V
CC
= 18 V)
(I
F1
= I
F2
= 0 mA, V
CC
= 18 V)
(V
O1
= V
O2
= Open, V
CC
= 7 V)
** All typicals at T
A
= 25°C
12/27/99
200023A
LOW INPUT CURRENT
HIGH GAIN SPLIT
DARLINGTON OPTOCOUPLERS
SINGLE-CHANNEL
6N138
6N139
DUAL-CHANNEL
HCPL-2730
HCPL-2731
TRANSFER CHARACTERISTICS
Parameter
COUPLED
Current transfer ratio
(Notes 1,2)
(T
A
= 0 to 70°C Unless otherwise specified)
Test Conditions
Symbol
Device
6N139
HCPL-2731
CTR
6N139
HCPL-2731
6N138
HCPL-2730
6N139
6N139
HCPL-2731
6N139
V
OL
HCPL-2731
6N139
HCPL-2731
6N138
HCPL-2730
Min
400
500
300
Typ**
1100
3500
1300
2500
1300
2500
0.08
0.01
0.13
0.20
0.10
0.4
0.4
0.4
V
0.4
0.4
Max
Unit
%
%
%
(I
F
= 0.5 mA, V
O
= 0.4 V, V
CC
= 4.5 V)
Each Channel
(I
F
= 1.6 mA, V
O
= 0.4 V, V
CC
= 4.5 V)
Each Channel
(I
F
= 1.6 mA, V
O
= 0.4 V, V
CC
= 4.5 V)
Each Channel
(I
F
= 0.5 mA, I
O
= 2 mA, V
CC
= 4.5 V)
(I
F
= 1.6 mA, I
O
= 8 mA, V
CC
= 4.5 V)
Each Channel
Logic low output voltage (I
F
= 5 mA, I
O
= 15 mA, V
CC
= 4.5 V)
output voltage
(Note 2)
Each Channel
(I
F
= 12 mA, I
O
= 24 mA, V
CC
= 4.5 V)
Each Channel
(I
F
= 1.6 mA, I
O
= 4.8 mA, V
CC
= 4.5 V)
Each Channel
** All typicals at T
A
= 25°C
12/27/99
200023A
LOW INPUT CURRENT
HIGH GAIN SPLIT
DARLINGTON OPTOCOUPLERS
SINGLE-CHANNEL
6N138
6N139
SWITCHING CHARACTERISTICS
Parameter
DUAL-CHANNEL
HCPL-2730
HCPL-2731
(T
A
= 0 to 70°C unless otherwise specified., V
CC
= 5 V)
Symbol
Device
6N139
4
HCPL-2731
6N139
T
PHL
HCPL-2730
HCPL-2731
6N138
0.3
1.5
3
0.2
Min
Typ**
Max
30
25
120
100
2
1
3
2
15
10
25
1
20
90
12
22
1.3
60
10
7
15
5
10
50
7
16
35
µs
µs
Unit
Test Conditions
(R
L
= 4.7 k$, I
F
= 0.5 mA)
T
A
= 25°C
(R
L
= 4.7 k$, I
F
= 0.5 mA)
Each Channel
T
A
= 25°C
T
A
= 25°C
(R
L
= 270
$,
I
F
= 12 mA)
Each Channel
T
A
= 25°C
T
A
= 25°C
(R
L
= 2.2 k$, I
F
= 1.6 mA)
Each Channel
T
A
= 25°C
(R
L
= 2.2 k$, I
F
= 1.6 mA)
Propagation delay
time to logic low
(Note 2) (Fig. 22)
(R
L
= 270
$,
I
F
= 12 mA)
HCPL-2731
HCPL-2730
6N139
HCPL-2731
6N139
HCPL-2731
6N139
T
PLH
HCPL-2730
HCPL-2731
6N138
HCPL-2730/1
6N138
HCPL-2730/1
6N138
|CM
H
|
6N139
HCPL-2730
HCPL-2731
6N138
|CM
L
|
6N139
HCPL-2730
HCPL-2731
1,000
10,000
1,000
10,000
(R
L
= 4.7 k$, I
F
= 0.5 mA)
Each Channel
(R
L
= 4.7 k$, I
F
= 0.5 mA) T
A
= 25°C
Each Channel
(R
L
= 270
$,
I
F
= 12 mA)
Propagation delay
time to logic high
(Note 2) (Fig. 22)
T
A
= 25°C
(R
L
= 270
$,
I
F
= 12 mA) Each Channel
T
A
= 25°C
(R
L
= 2.2 k$, I
F
= 1.6 mA)
Each Channel
(R
L
= 2.2 k$, I
F
= 1.6 mA) T
A
= 25°C
Each Channel
Common mode
transient
immunity at
logic high
Common mode
transient
immunity at
logic low
** All typicals at T
A
= 25°C
(I
F
= 0 mA,
%V
CM
%
= 10 V
P-P
)
T
A
= 25°C, (R
L
= 2.2 k$) (Note 3) (Fig. 23)
Each Channel
(I
F
= 1.6 mA,
%V
CM
%
= 10 V
P-P,
R
L
= 2.2 k$)
T
A
= 25°C (Note 3) (Fig. 23)
Each Channel
V/µs
V/µs
12/27/99
200023A
LOW INPUT CURRENT
HIGH GAIN SPLIT
DARLINGTON OPTOCOUPLERS
SINGLE-CHANNEL
6N138
6N139
ISOLATION CHARACTERISTICS
Characteristics
Input-output
insulation leakage current
(T
A
= 0 to 70°C Unless otherwise specified)
Test Conditions
(Relative humidity = 45%)
(T
A
= 25°C, t = 5 s)
(V
I-O
= 3000 VDC)
(Note 8)
Withstand insulation test voltage
Resistance (input to output)
Capacitance (input to output)
Input-Input
Insulation leakage current
Input-Input Resistance
Input-Input Capacitance
** All typicals at T
A
= 25°C
(RH
!
50%, T
A
= 25°C)
(Note 4) ( t = 1 min.)
(Note 4) (V
I-O
= 500 VDC)
(Note 4,5) (f = 1 MHz)
t = 5 s, (HCPL-2730/2731 only)
(V
I-I
= 500 VDC) (Note 6)
(HCPL-2730/2731 only)
(f = 1 MHz) (Note 6)
(HCPL-2730/2731 only)
V
ISO
R
I-O
C
I-O
I
I-I
R
I-I
C
I-I
2500
10
12
0.6
0.005
10
11
0.03
V
RMS
$
pF
µA
$
pF
I
I-O
1.0
µA
Symbol
Min
Typ**
Max
Unit
DUAL-CHANNEL
HCPL-2730
HCPL-2731
(RH
!
45%, V
I-I
= 500 VDC) (Note 6)
NOTES
1. Current Transfer Ratio is defined as a ratio of output collector current, I
O,
to the forward LED input current, I
F
, times 100%.
2. Pin 7 open. (6N138 and 6N139 only)
3. Common mode transient immunity in logic high level is the maximum tolerable (positive) dV
cm
/dt on the leading edge of the
common mode pulse signal, V
CM
, to assure that the output will remain in a logic high state (i.e., V
O
&2.0
V). Common mode
transient immunity in logic low level is the maximum tolerable (negative) dV
cm
/dt on the trailing edge of the common mode pulse
signal, V
CM
, to assure that the output will remain in a logic low state (i.e., V
O
'0.8
V).
4. Device is considered a two terminal device: Pins 1, 2, 3 and 4 are shorted together and Pins 5, 6, 7 and 8 are shorted together.
5. For dual channel devices, C
I-O
is measured by shorting pins 1 and 2 or pins 3 and 4 together and pins 5 through 8 shorted together.
6. Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together.
12/27/99
200023A
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
