电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

532DA622M080BGR

产品描述DUAL FREQUENCY XO (10 MHZ TO 1.4 GHZ)
文件大小159KB,共10页
制造商SILABS
官网地址http://www.silabs.com
下载文档 全文预览

532DA622M080BGR概述

DUAL FREQUENCY XO (10 MHZ TO 1.4 GHZ)

文档预览

下载PDF文档
Si532
P
R E L I M I N A R Y
D
A TA
S
H E E T
D
U A L
F
R E Q U E N C Y
X O ( 1 0 M H
Z T O
1 . 4 GH
Z
)
Features
Available with any-rate output
frequencies from 10 to 945 MHz and
selected frequencies to 1.4 GHz
Two selectable output frequencies
Industry standard 7x5 mm package
Available CMOS, LVPECL, LVDS &
CML outputs
3.3, 2.5, and 1.8 V supply options
3x better frequency stability than
SAW based oscillators
3rd generation DSPLL with
superior jitter performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Lead-free/RoHS-compliant
®
Si5602
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low jitter clock generation
Optical modules
Test and measurement
Ordering Information:
See page 7.
Description
The Si532 dual frequency XO utilizes Silicon Laboratories advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si532 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional XOs where a
different crystal is required for each output frequency, the Si532 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to be optimized for superior
frequency, stability, and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments often found in communication
systems. The Si532 IC based XO is factory configurable for a wide variety of
user specifications including frequency, supply voltage, and output format.
Specific configurations are factory programmed into the Si532 at the time of
shipment, thereby eliminating the long lead times associated with custom
oscillators.
Functional Block Diagram
V
DD
CLK–
CLK+
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL®
Clock
Synthesis
FS
OE
GND
Preliminary Rev. 0.3 12/05
Copyright © 2005 by Silicon Laboratories
Si532
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
英国首辆生态公交车上路 以人类粪便为燃料来源(组图)
本帖最后由 wanzsxit 于 2014-11-20 12:47 编辑 英国第一辆以人类粪便作为燃料的生态公交车已经上路。开发人员称,这种环保公交车将改变英国空气质量。(网页截图)...
wanzsxit 聊聊、笑笑、闹闹
多个中断使用怎么分配
小弟近来程序需要使用到多个中断,定时器中断,串口收发中断,但这多个中断使用时怎样才能避免不冲突啊...
atom1212 微控制器 MCU
史上最奇葩稳压输出
今天做了一个电路: 变压器正负交流12V输入,接一个整流桥,算一算,就是得到30V左右的直流电压; 后面接三个稳压芯片7815,7812,7805;上电,空载哦; 我用万用表去测稳压怎么样,在78 ......
零下12度半 电源技术
评测:STM32F769I-DISCO接入机智云,实现IoT开发远程控制等功能
评测:STM32F769I-DISCO接入机智云,实现IoT开发远程控制等功能 摘要:本文主要讲述如何使用STM32F769I-DISCO接入机智云,实现智能设备开发的过程。适合IoT爱好者、高校学生等入门参考。 ......
z3512641347 单片机
CPLD如何实现频率相加?
最近再测试手上一个比较成熟的主板,CPLD的输入信号为60M/8192=7.324kHZ,CPLD的时钟为60MHZ,测试输出端竟然为7.5M+7.324k的频率。 在CPLD中将主时钟8分频后与这个输入信号频率相加后输 ......
qiang6091 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 525  108  1145  1066  2301  13  48  58  53  18 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved