电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

532CB622M080BGR

产品描述DUAL FREQUENCY XO (10 MHZ TO 1.4 GHZ)
文件大小159KB,共10页
制造商SILABS
官网地址http://www.silabs.com
下载文档 全文预览

532CB622M080BGR概述

DUAL FREQUENCY XO (10 MHZ TO 1.4 GHZ)

文档预览

下载PDF文档
Si532
P
R E L I M I N A R Y
D
A TA
S
H E E T
D
U A L
F
R E Q U E N C Y
X O ( 1 0 M H
Z T O
1 . 4 GH
Z
)
Features
Available with any-rate output
frequencies from 10 to 945 MHz and
selected frequencies to 1.4 GHz
Two selectable output frequencies
Industry standard 7x5 mm package
Available CMOS, LVPECL, LVDS &
CML outputs
3.3, 2.5, and 1.8 V supply options
3x better frequency stability than
SAW based oscillators
3rd generation DSPLL with
superior jitter performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Lead-free/RoHS-compliant
®
Si5602
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low jitter clock generation
Optical modules
Test and measurement
Ordering Information:
See page 7.
Description
The Si532 dual frequency XO utilizes Silicon Laboratories advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si532 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional XOs where a
different crystal is required for each output frequency, the Si532 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to be optimized for superior
frequency, stability, and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments often found in communication
systems. The Si532 IC based XO is factory configurable for a wide variety of
user specifications including frequency, supply voltage, and output format.
Specific configurations are factory programmed into the Si532 at the time of
shipment, thereby eliminating the long lead times associated with custom
oscillators.
Functional Block Diagram
V
DD
CLK–
CLK+
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL®
Clock
Synthesis
FS
OE
GND
Preliminary Rev. 0.3 12/05
Copyright © 2005 by Silicon Laboratories
Si532
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
请问如何识别high speed的USB设备
请问如何识别high speed的USB设备 full speed 与low speed的usb 的识别分别在D+、D-上上拉1.5K的电阻,使得信号由低变高识别,那high speed 的usb设备是怎么识别的呢???难道是在D+上下拉1 ......
debugme 嵌入式系统
[转贴]:气隙位置对电感参数的影响及改进
气隙位置对电感参数的影响及改进除了用铁粉芯作磁芯的电感外,一般电感(Flyback变压器为耦合电感)。气隙的位置对电感参数有较大影响,下面基于有限元计算对此问题进行分析并给出一种新结构之 ......
zbz0529 电源技术
易电源试用第一帖
昨天,E电源模块到手,今天正好休息。马上开始试用。 先上图片: 打开封面: 本帖最后由 daijun 于 2012-7-21 19:37 编辑 ]...
daijun 模拟与混合信号
找资料,你一般通过哪些渠道?
很好奇, 大家一般对什么资料感兴趣?电子书?应用文档?抑或其他? 一般通过什么途径,可以迅速、大量获得这样的资料? ...
soso 聊聊、笑笑、闹闹
我们论坛有手机版吗
如题 如果有手机版可以可以打卡签到啊 还有什么新功能啊...
凤凰息梧桐 聊聊、笑笑、闹闹
【讨论】大家的3V、5V逻辑接口都是怎么设计的?
单向的话,我习惯用74HC245做转换。 但比较烦人的就是双向接口了。比如驱动OLED、点阵液晶,模拟并口需要读取和写入双向操作,这就比较复杂。再加上我的这个模拟并口又与USB芯片的并口复用。 ......
less_than 微控制器 MCU

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2479  2476  1869  444  769  38  51  31  53  25 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved