电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

552AD622M080BG

产品描述DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
文件大小173KB,共8页
制造商SILABS
官网地址http://www.silabs.com
下载文档 全文预览

552AD622M080BG概述

DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)

文档预览

下载PDF文档
Si552
P
R E L I M I N A R Y
D
A TA
S
H E E T
D
U A L
F
R E Q U E N C Y
VCXO (10 M H
Z T O
1.4 GH
Z
)
Features
Available with any-rate output
frequencies from 10 to 945 MHz and
selected frequencies to 1.4 GHz
Two selectable output frequencies
Industry-standard 7x5 mm package
Available CMOS, LVPECL, LVDS &
CML outputs
3x better frequency stability than
SAW-based oscillators
3rd generation DSPLL with
superior jitter performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Lead-free/RoHS-compliant
®
Si5602
Applications
SONET / SDH
xDSL
10 GbE LAN / WAN
Low jitter clock generation
Optical Modules
Test and Measurement
Ordering Information:
See page 7.
Description
The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXO’s where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to be optimized for superior
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments often found in communication
systems. The Si552 IC based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage and output
format. Specific configurations are factory programmed into the Si552 at
time of shipment, thereby eliminating the long lead times associated with
custom oscillators.
Functional Block Diagram
V
DD
CLK- CLK+
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL™
Clock Synthesis
ADC
V
C
FS
GND
Preliminary Rev. 0.2 8/05
Copyright © 2005 by Silicon Laboratories
Si552
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
菜鸟求助!关于lcd12864(带字库)的问题,希望大家帮帮忙呀!
烧入程序后,不知道程序哪里出问题了,图片显示不了呢!?微型处理器采用STC89c52RC,附上源程序,求老鸟们鼎力相助!:)(在显示汉字的程序中液晶屏能正常显示,证明了硬件是没有问题的)...
迈步xxzj 51单片机
在您指掌之间完成电源设计!WEBENCH Power Designer 设计工具
WEBENCH设计环境为您提供了创建电源或直流/直流转换器所需的全面设计和原型建立工具,能够有效地满足您的设计要求。WEBENCH工具让设计者在建立原型前解决开关电源供应器的设计问题,进而减少使 ......
qwqwqw2088 模拟与混合信号
很酷很实用的示波器触控界面,你会不会选
智能手机全触屏已经成为了标配,不过示波器的全触屏还是第一次体验,前几天世强电讯做销售的兄弟和一位测试专家自己带上他们的4000x示波器来给我们部门帮助进行CAN模版串行总线测试,第一次见 ......
杜拉是只狗 测试/测量
分析ADC设计时需要考虑的交调失真因素
交调失真(IMD)是用于衡量放大器、增益模块、混频器和其他射频元件线性度的一项常用指标。二阶和三阶交调截点(IP2和IP3)是这些规格参数的品质因素,以其为基础可以计算不同信号幅度下的失真 ......
Jacktang 模拟与混合信号
Nexperia(安世半导体) ESD 网络研讨会邀请函
Nexperia(安世半导体)诚邀请您参加将于9 月 22 日在线举行的 Nexperia(安世半导体)ESD 电子设计工程师技术研讨会! 研讨会时间: ▶2020-9-22 2:00-3:30 PM ......
eric_wang 综合技术交流
令人叹息的中国 魔法 硬盘
令人叹息的中国 魔法 硬盘:Sweat: :faint: :puzzle: ...
xujian2000 聊聊、笑笑、闹闹

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 84  224  203  433  2736  7  9  32  34  25 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved