Important notice
Dear Customer,
On 7 February 2017 the former NXP Standard Product business became a new company with the
tradename
Nexperia.
Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS
semiconductors with its focus on the automotive, industrial, computing, consumer and wearable
application markets
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use
the references to Nexperia, as shown below.
Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/,
use
http://www.nexperia.com
Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use
salesaddresses@nexperia.com
(email)
Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on
the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights
reserved
Should be replaced with:
-
© Nexperia B.V. (year). All rights reserved.
If you have any questions related to the data sheet, please contact our nearest sales office via e-mail
or telephone (details via
salesaddresses@nexperia.com).
Thank you for your cooperation and
understanding,
Kind regards,
Team Nexperia
PEMD2; PIMD2; PUMD2
NPN/PNP resistor-equipped transistors;
R1 = 22 k, R2 = 22 k
Rev. 8 — 14 November 2013
Product data sheet
1. Product profile
1.1 General description
NPN/PNP double Resistor-Equipped Transistors (RET) in Surface-Mounted
Device (SMD) plastic packages.
Table 1.
Product overview
Package
NXP
PEMD2
PIMD2
PUMD2
SOT666
SOT457
SOT363
JEITA
-
SC-74
SC-88
PNP/PNP
complement
PEMB1
-
PUMB1
NPN/NPN
complement
PEMH1
-
PUMH1
Package
configuration
ultra small and flat lead
small
very small
Type number
1.2 Features and benefits
100 mA output current capability
Built-in bias resistors
Simplifies circuit design
Reduces component count
Reduces pick and place costs
AEC-Q101 qualified
1.3 Applications
Low current peripheral driver
Control of IC inputs
Replaces general-purpose transistors in digital applications
1.4 Quick reference data
Table 2.
Symbol
V
CEO
I
O
R1
R2/R1
Quick reference data
Parameter
collector-emitter voltage
output current
bias resistor 1 (input)
bias resistor ratio
Conditions
open base
Min
-
-
15.4
0.8
Typ
-
-
22
1
Max
50
100
28.6
1.2
Unit
V
mA
k
Per transistor; for the PNP transistor with negative polarity
NXP Semiconductors
PEMD2; PIMD2; PUMD2
NPN/PNP resistor-equipped transistors; R1 = 22 k, R2 = 22 k
2. Pinning information
Table 3.
Pin
1
2
3
4
5
6
Pinning
Description
GND (emitter) TR1
input (base) TR1
output (collector) TR2
GND (emitter) TR2
input (base) TR2
output (collector) TR1
1
2
3
001aab555
TR1
R2
R1
R1
R2
TR2
Simplified outline
Graphic symbol
PEMD2 (SOT666); PUMD2 (SOT363)
6
5
4
6
5
4
1
2
3
006aaa143
PIMD2 (SOT457)
1
2
3
4
5
6
GND (emitter) TR2
input (base) TR2
output (collector) TR1
GND (emitter) TR1
input (base) TR1
output (collector) TR2
1
1
2
3
TR2
R2
R1
6
5
4
6
5
4
R1
R2
TR1
2
3
006aab235
3. Ordering information
Table 4.
Ordering information
Package
Name
PEMD2
PIMD2
PUMD2
-
SC-74
SC-88
Description
plastic surface-mounted package; 6 leads
plastic surface-mounted package (TSOP6); 6 leads
plastic surface-mounted package; 6 leads
Version
SOT666
SOT457
SOT363
Type number
4. Marking
Table 5.
PEMD2
PIMD2
PUMD2
[1]
* = placeholder for manufacturing site code
Marking codes
Marking code
[1]
D4
M5
D*2
Type number
PEMD2_PIMD2_PUMD2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 8 — 14 November 2013
2 of 18
NXP Semiconductors
PEMD2; PIMD2; PUMD2
NPN/PNP resistor-equipped transistors; R1 = 22 k, R2 = 22 k
5. Limiting values
Table 6.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
V
CBO
V
CEO
V
EBO
V
I
Parameter
collector-base voltage
collector-emitter voltage
emitter-base voltage
input voltage TR1
positive
negative
input voltage TR2
positive
negative
I
O
I
CM
P
tot
output current
peak collector current
total power dissipation
PEMD2 (SOT666)
PIMD2 (SOT457)
PUMD2 (SOT363)
Per device
P
tot
total power dissipation
PEMD2 (SOT666)
PIMD2 (SOT457)
PUMD2 (SOT363)
T
j
T
amb
T
stg
[1]
Conditions
open emitter
open base
open collector
Min
-
-
-
-
-
Max
50
50
10
+40
10
+10
40
Unit
V
V
V
V
V
Per transistor; for the PNP transistor with negative polarity
-
single pulse;
t
p
1 ms
T
amb
25
C
[1]
[1]
[1]
100
100
mA
mA
-
-
-
200
250
200
mW
mW
mW
T
amb
25
C
[1]
[1]
[1]
-
-
-
55
65
300
400
300
150
+150
+150
mW
mW
mW
C
C
C
junction temperature
ambient temperature
storage temperature
Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard
footprint.
PEMD2_PIMD2_PUMD2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 8 — 14 November 2013
3 of 18
NXP Semiconductors
PEMD2; PIMD2; PUMD2
NPN/PNP resistor-equipped transistors; R1 = 22 k, R2 = 22 k
500
P
tot
(mW)
400
006aac766
(1)
(2)
300
200
100
0
-75
-25
25
75
125
175
T
amb
(°C)
(1) SOT457; FR4 PCB, standard footprint
(2) SOT363 and SOT666; FR4 PCB, standard footprint
Fig 1.
Per device: Power derating curves
6. Thermal characteristics
Table 7.
Symbol
R
th(j-a)
Thermal characteristics
Parameter
thermal resistance from
junction to ambient
PEMD2 (SOT666)
PIMD2 (SOT457)
PUMD2 (SOT363)
Per device
R
th(j-a)
thermal resistance from
junction to ambient
PEMD2 (SOT666)
PIMD2 (SOT457)
PUMD2 (SOT363)
[1]
Conditions
in free air
[1]
[1]
[1]
Min
Typ
Max
Unit
Per transistor
-
-
-
-
-
-
625
500
625
K/W
K/W
K/W
in free air
[1]
[1]
[1]
-
-
-
-
-
-
417
313
417
K/W
K/W
K/W
Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.
PEMD2_PIMD2_PUMD2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 8 — 14 November 2013
4 of 18
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
