NC7SZ18 — TinyLogic
®
UHS 1-of-2 Non-Inverting De-multiplexer with 3-STATE Deselected Output
June 2011
NC7SZ18
TinyLogic
®
UHS 1-of-2 Non-Inverting De-multiplexer
with 3-STATE Deselected Output
Features
Ultra-High Speed: t
PD
2.5ns Typical at 5V
V
CC
High Impedance Output when Deselected
Broad V
CC
Operating Range: 1.65V to 5.50V
Power Down High Impedance Inputs/Outputs
Over-Voltage Tolerance Inputs Facilitate 5V to 3V
Translation
Proprietary Noise/EMI Reduction Circuitry
Ultra-Small MicroPak™ Packages
Description
The NC7SZ18 is a 1-of-2 non-inverting demultiplexer.
The device will buffer the data on the A pin and pass to
either output Y
0
or Y
1
dependent on whether state of the
select pin (S) is LOW or HIGH respectively. The
deselected output will be placed into a high impedance
state. The device is fabricated with advanced CMOS
technology to achieve ultra high speed with high output
drive while maintaining low static power dissipation over
a broad V
CC
operating range. The device is specified to
operate over the 1.65V to 5.5V V
CC
operating range.
The inputs and outputs are high impedance when V
CC
is
0V. Inputs tolerate voltages up to 5.5V independent of
V
CC
operating range.
Ordering Information
Part Number
NC7SZ18P6X
NC7SZ18L6X
NC7SZ18FHX
Top Mark
Z18
D5
D5
Package
6-Lead SC70, EIAJ SC88 1.25mm Wide
6-Lead MicroPak™, 1.00mm Wide
6-Lead, MicroPak2™, 1x1mm Body, .35mm Pitch
Packing Method
3000 Units on Tape & Reel
5000 Units on Tape & Reel
5000 Units on Tape & Reel
TinyLogic is a registered trademark of Fairchild Semiconductor Corporation.
®
MicroPak™
is a trademark of Fairchild Semiconductor Corporation.
© 1999 Fairchild Semiconductor Corporation
NC7SZ18 • Rev. 1.0.2
www.fairchildsemi.com
NC7SZ18 — TinyLogic
®
UHS 1-of-2 Non-Inverting De-multiplexer with 3-STATE Deselected Output
Pin Configurations
Figure 1. SC70 (Top View)
Figure 2. MicroPak™ (Top Through View)
Figure 3. Pin 1 Orientation
Notes:
1. AAA represents product code top mark (see
Ordering Information).
2. Orientation of top mark determines pin one location.
3. Reading the top mark left to right, pin one is the lower left pin.
Pin Definitions
Pin # SC70
1
2
3
4
5
6
Pin # MicroPak™
1
2
3
4
5
6
Name
S
GND
A
Y
1
V
CC
Y
0
Data Input
Ground
Description
Demultiplexer Data
Output
Supply Voltage
Output
Function Table
Inputs
S
L
L
H
H
H = HIGH Logic Level
L = LOW Logic Level
X = 3-STATE
Output
A
L
H
L
H
Y
0
L
H
Z
Z
Y
1
Z
Z
L
H
© 1999 Fairchild Semiconductor Corporation
NC7SZ18 • Rev. 1.0.2
www.fairchildsemi.com
2
NC7SZ18 — TinyLogic
®
UHS 1-of-2 Non-Inverting De-multiplexer with 3-STATE Deselected Output
Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability.
The absolute maximum ratings are stress ratings only.
Symbol
V
CC
V
IN
V
OUT
I
IK
I
OK
I
OUT
I
CC
or I
GND
T
STG
T
J
T
L
P
D
Supply Voltage
DC Input Voltage
DC Output Voltage
DC Input Diode Current
DC Output Diode Current
DC Output Current
Parameter
Min.
-0.5
-0.5
-0.5
Max.
7.0
7.0
7.0
-50
-50
±50
±100
Unit
V
V
V
mA
mA
mA
mA
°C
°C
°C
mW
V
IN
-0.5V
V
IN
-0.5V
DC V
CC
or Ground Current
Storage Temperature Range
Junction Temperature Under Bias
Junction Lead Temperature (Soldering, 10 Seconds)
SC70-6
Power Dissipation at +85°C
MicroPak™-6
MicroPak2™-6
-65
+150
+150
+260
180
130
120
4000
2000
ESD
Human Body Model, JEDEC:JESD22-A114
Charge Device Model, JEDEC:JESD22-C101
V
Recommended Operating Conditions
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended
operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not
recommend exceeding them or designing to Absolute Maximum Ratings.
Symbol
V
CC
V
IN
V
OUT
Parameter
Supply Voltage Operating
Supply Voltage Data Retention
Input Voltage
Output Voltage
Conditions
Min.
1.65
1.5
0
0
Max.
5.50
5.5
5.5
V
CC
20
10
5
+85
425
500
560
Unit
V
V
V
V
CC
at 1.8V, ±0.15V,
2.5V ± 0.2V
t
r
, t
f
Input Rise and Fall Times
V
CC
at 3.3V ± 0.3V
V
CC
at 5.0V ± 0.5V
T
A
JA
Operating Temperature
SC70-6
Thermal Resistance
MicroPak™-6
MicroPak2™-6
0
0
0
-40
ns/V
°C
°C/W
© 1999 Fairchild Semiconductor Corporation
NC7SZ18 • Rev. 1.0.2
www.fairchildsemi.com
3
NC7SZ18 — TinyLogic
®
UHS 1-of-2 Non-Inverting De-multiplexer with 3-STATE Deselected Output
DC Electrical Characteristics
Symbol
Parameter
HIGH Level Input
Voltage
LOW Level Input
Voltage
V
CC
1.65 to 1.95
2.30 to 5.50
1.65 to 1.95
2.30 to 5.50
1.65
2.30
3.00
4.50
Condition
Min.
T
A
=+25°C
Typ.
Max.
T
A
=-40 to
+85°C
Min.
0.75V
CC
0.70V
CC
Unit
Max.
V
0.25V
CC
0.30V
CC
V
V
IH
V
IL
0.75V
CC
0.70V
CC
0.25V
CC
0.30V
CC
1.55
V
IN
=V
IH
,
I
OH
=-100µA
2.20
2.90
4.40
I
OH
=-4mA
I
OH
=-8mA
I
OH
=-16mA
I
OH
=-24mA
I
OH
=-32mA
1.29
1.90
2.40
2.30
3.80
1.65
2.30
3.00
4.50
1.52
2.15
2.80
3.68
4.20
0.00
V
IN
=V
IL
I
OL
=100µA
0.00
0.00
0.00
I
OL
=4mA
I
OL
=8mA
I
OL
=16mA
I
OL
=24mA
I
OL
=32mA
V
IN
=5.5V, GND
V
IN
=V
IL
or V
OH
0<V
OUT
5.5V
V
IN
or V
OUT
=5.5V
0.08
0.10
0.15
0.22
0.22
0.10
0.10
0.10
0.10
0.24
0.30
0.40
0.55
0.55
±0.1
±0.5
1
1
1.55
2.20
2.90
4.40
1.29
1.90
2.40
2.30
3.80
0.10
0.10
0.10
0.10
0.24
0.30
0.40
0.55
0.55
±1.0
±5.0
10
10
µA
µA
µA
µA
V
V
V
OH
HIGH Level
Output Voltage
1.65
2.30
3.00
3.00
4.50
1.65
2.30
3.00
4.50
V
OL
LOW Level
Output Voltage
1.65
2.30
3.00
3.00
4.50
I
IN
I
OZ
I
OFF
I
CC
Input Leakage
Current
3-STATE Output
Leakage
Power Off
Leakage Current
Quiescent
Supply Current
0 to 5.5
1.65 to 5.50
0
1.65 to 5.50 V
IN
=5.5V, GND
© 1999 Fairchild Semiconductor Corporation
NC7SZ18 • Rev. 1.0.2
www.fairchildsemi.com
4
NC7SZ18 — TinyLogic
®
UHS 1-of-2 Non-Inverting De-multiplexer with 3-STATE Deselected Output
AC Electrical Characteristics
Symbol
Parameter
V
CC
1.80 ± 0.15
2.50 ± 0.20 C
L
=15pF,
R
D
=1M
3.30 ± 0.30 V =OPEN
1
Propagation Delay
5.00 ± 0.50
A to Y
0
or Y
1
3.30 ± 0.30 C
L
=50pF,
R
D
=500
5.00 ± 0.50 V =OPEN
1
1.80 ± 0.15 C
L
=50pF,
2.50 ± 0.20 R
D,
R
U
=500
V
1
=GND for
3.30 ± 0.30 t
PZH
V
1
=V
IN
for
t
PZL
5.00 ± 0.50
V
IN
=2 x V
CC
1.80 ± 0.15 C
L
=50pF,
2.50 ± 0.20 R
D,
R
U
=500
V
1
=GND for
3.30 ± 0.30 t
PHZ
V
1
=V
IN
for
t
PLZ
5.00 ± 0.50
V
IN
=2 x V
CC
0
0
3.30
5.00
Condition
2.0
1.0
0.8
0.5
1.2
0.8
3.0
1.8
1.2
0.8
2.5
1.5
0.8
0.3
T
A
=+25°C
Min.
Typ. Max.
6.3
3.6
2.7
2.0
3.4
2.5
6.9
4.2
3.2
2.5
6.0
4.0
2.9
1.8
2.5
4.0
16.0
19.5
10.1
5.7
4.0
3.1
4.9
3.9
12.0
6.8
5.0
4.0
10.0
6.8
4.9
3.5
T
A
=-40 to
+85°C
Min.
2.0
1.0
0.8
0.5
1.2
0.8
3.0
1.8
1.2
0.8
2.5
1.5
0.8
0.3
Unit Figure
Max.
10.5
6.0
4.3
3.3
5.4
4.2
12.5
7.3
5.5
4.3
10.5
7.1
5.3
3.7
pF
pF
pF
Figure 5
ns
Figure 4
Figure 6
ns
Figure 4
Figure 6
ns
Figure 4
Figure 6
t
PLH
, t
PHL
Output Enable
Time
t
PZL
, t
PHZ
Output Disable
Time
C
IN
C
OUT
C
PD
Input Capacitance
Output
Capacitance
Power Dissipation
Capacitance
(4)
Note:
4. C
PD
is defined as the value of the internal equivalent capacitance which is derived from dynamic operating
current consumption (I
CCD
) at no output loading and operating at 50% duty cycle. C
PD
is related to I
CCD
dynamic
operating current by the expression: I
CCD
=(C
PD
)(V
CC
)(f
IN
)+(I
CC
static).
© 1999 Fairchild Semiconductor Corporation
NC7SZ18 • Rev. 1.0.2
www.fairchildsemi.com
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
