电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

BUS-61556-18S

产品描述Micro Peripheral IC
产品类别微控制器和处理器   
文件大小50KB,共4页
制造商Data Device Corporation
下载文档 详细参数 全文预览

BUS-61556-18S概述

Micro Peripheral IC

BUS-61556-18S规格参数

参数名称属性值
厂商名称Data Device Corporation
包装说明,
Reach Compliance Codeunknown
Is SamacsysN
Base Number Matches1

文档预览

下载PDF文档
BUS-61553
MIL-STD-1553 ADVANCED INTEGRATED
MUX (AIM ) HYBRID
ALSO
SEE
IDE
R’S GU
USE
DESCRIPTION
DDC’s
BUS-61553
Advanced
Integrated Mux (AIM) Hybrid is a
complete
MIL-STD-1553
Bus
Controller (BC), Remote Terminal
Unit (RTU), and Bus Monitor (MT)
device. Packaged in a single 78-pin
DIP package, the BUS-61553 con-
tains dual low-power transceivers,
complete BC/RT/MT protocol logic, a
MIL-STD-1553-to-host interface unit
and 8K x 16 RAM.
Using an industry standard dual
transceiver and standard status and
control signals, the BUS-61553 sim-
plifies system integration at both the
MIL-STD-1553 and host processor
interface levels.
All 1553 operations are controlled
through the CPU access to the
shared 8K x 16 RAM. To ensure
maximum design flexibility, memory
control lines are provided for attach-
ing external RAM to the BUS-61553
address and data buses and for dis-
abling internal memory; the total
combined memory space can be
expanded to 64K x 16. All 1553 trans-
fers are entirely memory-mapped;
thus the CPU interface requires
minimal hardware and/or software
support.
The BUS-61553 operates over the
full military -55°C to +125°C temper-
ature range. Available screened to
MIL-PRF-38534, the BUS-61553 is
ideal for demanding military and
industrial microprocessor-to-1553
interface applications.
FEATURES
• Fully Intergrated Terminal
Including:
–Dual Transceiver
–BC/RT/MT Protocol
–Memory Management Unit
–Processor lnterface Logic
–8K x 16 RAM
• CMOS and Bipolar Technologies
• Internal Interrupt Status and Time
Tag Registers
• High Reliability
• 883B Processing Available
BUS-25679
8
1
DATA
BUS A
2
4
3
TRANSCEIVER A
TX INH
TX
RX
RX
CONTENTION
RESOLVER
INTERRUPT
GENERATOR
CLOCK IN
CHANNEL A
ENCODER/
DECODER
MEMORY
TIMING
CPU
TIMING
MSTRCLR
SELECT
STRBD
READYD
RD/WR
MEM/REG
EXTEN
EXTLD
INT
TRANSFORMER A
768
µs
TIME OUT
PROTOCOL
CONTROLLER
A15-A00
BUS-25679
8
DATA
BUS B
4
1
2
3
TX INH
TX
RX
RX
TRANSCEIVER B
D15-D00
TRANSFORMER B
CHANNEL B
ENCODER/
DECODER
8K x 16
SHARED RAM
PARITY
CHECKER
RT ADDR
RTAD0
RTAD1
RTAD2
RTAD3
RTAD4
RTAD P
RTPARERR
RAM
FIGURE 1. BU-61553 BLOCK DIAGRAM
© 1987, 1999 Data Device Corporation
贴片三极管型号查询
本帖最后由 jameswangsynnex 于 2015-3-3 19:57 编辑 直插 贴片 9011 1T 9012 2T 9013 J3 9014 J6 9015 M6 9016 Y6 9018 J8 S8050 J3Y S8550 2T ......
baxay 消费电子
【ufun学习】篇一:开箱起稿
首先,我非常感谢EEWORLD社区,感谢“张进东”老师的大力支持,很荣幸能够获得此次评测的机会。今天是周末,刚刚收到UFUN评测开发板,取快递的时候,感觉东西很小,以为寄过来的是 ......
yin_wu_qing 单片机
Cyclone V开发板试用报告六 再谈硬核内存控制器
Cyclone V GX开发板的第一轮使用试用已经结束一段时间了,笔者发现在论坛里和群里的网友对C5内嵌的硬核内存控制器(Hard Memory Controller)表现出浓厚的兴趣。这篇补充的应用笔记加深了之前对 ......
guoyuboy FPGA/CPLD
帮分析一下,这个二极管是否可以去掉呢
D1是个肖特基二极管,起什么作用,去掉是否可以? 下面是个降压同步的DCDC芯片典型电路 579195 图中的D1是个肖特基二极管,起什么作用,查看官方的手册,这个降压DCDC内部电路如下,如 ......
灞波儿奔 电源技术
FPGA的软核、硬核、固核
488040 ...
至芯科技FPGA大牛 FPGA/CPLD
苹果Apple Pencil拆解,拆了就别想再装回来!
Apple Pencil是苹果最新iPad Pro的一根逼格非常高的笔。据说拆解难度非常高,拆完基本就废了,下面就一起来看看由国外iFixit带来的Apple Pencil详尽拆解吧!221973-蓝牙4.1-两倍于手指输入的扫 ......
赵玉田 以拆会友

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1977  2273  2598  142  1767  44  30  59  3  40 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved