Datasheet> 器件分类 > 半导体> 可编程逻辑器件> LCMXO3L-9400C-5BG256I

LCMXO3L-9400C-5BG256I: 产品描述9400 LUTS 206 I/O 2.5V/3.3V -5 S; 产品类别半导体可编程逻辑器件; 文件大小2MB，共93页; 制造商Lattice(莱迪斯); 官网地址http://www.latticesemi.com; 标准

下载文档详细参数全文预览

LCMXO3L-9400C-5BG256I在线购买

供应商	器件名称	价格	最低购买	库存
	LCMXO3L-9400C-5BG256I	-	-	点击查看	点击购买

LCMXO3L-9400C-5BG256I概述

9400 LUTS 206 I/O 2.5V/3.3V -5 S

LCMXO3L-9400C-5BG256I规格参数

参数名称	属性值
LAB/CLB 数	1175
逻辑元件/单元数	9400
总 RAM 位数	442368
I/O 数	206
电压 - 电源	2.375 V ~ 3.465 V
安装类型	表面贴装
工作温度	-40°C ~ 100°C（TJ）
封装/外壳	256-LFBGA
供应商器件封装	256-CABGA（14x14）

文档预览

下载PDF文档

全文
预览

MachXO3 Family

Data Sheet

FPGA-DS-02032-2.3

November 2018

MachXO3 Family

Data Sheet

Contents

Acronyms in This Document .................................................................................................................................................6

1. Introduction ..................................................................................................................................................................7

1.1.

Features...............................................................................................................................................................8

1.1.1. Solutions .........................................................................................................................................................8

1.1.2. Flexible Architecture .......................................................................................................................................8

1.1.3. Advanced Packaging .......................................................................................................................................8

1.1.4. Pre-Engineered Source Synchronous I/O ........................................................................................................8

1.1.5. High Performance, Flexible I/O Buffer ............................................................................................................8

1.1.6. Flexible On-Chip Clocking................................................................................................................................8

1.1.7. Non-volatile, Multi-time Programmable.........................................................................................................8

1.1.8. TransFR Reconfiguration .................................................................................................................................8

1.1.9. Enhanced System Level Support .....................................................................................................................8

1.1.10.

Applications ................................................................................................................................................8

1.1.11.

Low Cost Migration Path ............................................................................................................................8

2. Architecture ................................................................................................................................................................10

2.1.

Architecture Overview ......................................................................................................................................10

2.2.

PFU Blocks .........................................................................................................................................................12

2.2.1. Slices .............................................................................................................................................................12

2.2.2. Modes of Operation ......................................................................................................................................14

2.2.3. RAM Mode ....................................................................................................................................................14

2.2.4. ROM Mode ....................................................................................................................................................14

2.3.

Routing ..............................................................................................................................................................15

2.4.

Clock/Control Distribution Network...................................................................................................................15

2.4.1. sysCLOCK Phase Locked Loops (PLLs) ...........................................................................................................17

2.5.

sysMEM Embedded Block RAM Memory ..........................................................................................................20

2.5.1. sysMEM Memory Block ................................................................................................................................20

2.5.2. Bus Size Matching .........................................................................................................................................20

2.5.3. RAM Initialization and ROM Operation ........................................................................................................20

2.5.4. Memory Cascading .......................................................................................................................................20

2.5.5. Single, Dual, Pseudo-Dual Port and FIFO Modes ..........................................................................................21

2.5.6. FIFO Configuration ........................................................................................................................................22

2.5.7. Memory Core Reset ......................................................................................................................................22

2.5.8. EBR Asynchronous Reset ..............................................................................................................................23

2.6.

Programmable I/O Cells (PIC) ............................................................................................................................24

2.7.

PIO .....................................................................................................................................................................26

2.7.1. Input Register Block ......................................................................................................................................26

2.7.2. Output Register Block ...................................................................................................................................26

2.7.3. Tri-state Register Block .................................................................................................................................27

2.8.

Input Gearbox ...................................................................................................................................................27

2.9.

Output Gearbox.................................................................................................................................................29

2.10. sysI/O Buffer ......................................................................................................................................................31

2.10.1.

Typical I/O Behavior during Power-up .....................................................................................................31

2.10.2.

Supported Standards ................................................................................................................................31

2.10.3.

sysI/O Buffer Banks...................................................................................................................................33

2.11. Hot Socketing ....................................................................................................................................................34

2.12. On-chip Oscillator ..............................................................................................................................................34

2.13. Embedded Hardened IP Functions ....................................................................................................................35

2.13.1.

Hardened I

C IP Core ................................................................................................................................35

2.13.2.

Hardened SPI IP Core ................................................................................................................................36

2.13.3.

Hardened Timer/Counter .........................................................................................................................38

2.14. User Flash Memory (UFM) ................................................................................................................................39

2.15. Standby Mode and Power Saving Options ........................................................................................................39

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

MachXO3 Family

Data Sheet

2.16. Power On Reset ................................................................................................................................................. 40

2.17. Configuration and Testing ................................................................................................................................. 41

2.17.1.

IEEE 1149.1-Compliant Boundary Scan Testability ................................................................................... 41

2.17.2.

Device Configuration ................................................................................................................................ 41

2.18. TraceID .............................................................................................................................................................. 43

2.19. Density Shifting ................................................................................................................................................. 43

3. DC and Switching Characteristics ............................................................................................................................... 44

3.1.

Absolute Maximum Rating ................................................................................................................................ 44

3.2.

Recommended Operating Conditions ............................................................................................................... 44

3.3.

Power Supply Ramp Rates ................................................................................................................................ 44

3.4.

Power-On-Reset Voltage Levels ........................................................................................................................ 45

3.5.

Hot Socketing Specifications ............................................................................................................................. 45

3.6.

Programming/Erase Specifications ................................................................................................................... 45

3.7.

ESD Performance .............................................................................................................................................. 45

3.8.

DC Electrical Characteristics .............................................................................................................................. 46

3.9.

Static Supply Current – C/E Devices .................................................................................................................. 47

3.10. Programming and Erase Supply Current – C/E Devices ..................................................................................... 48

3.11. sysI/O Recommended Operating Conditions ..................................................................................................... 49

3.12. sysI/O Single-Ended DC Electrical Characteristics .............................................................................................. 50

3.13. sysI/O Differential Electrical Characteristics ..................................................................................................... 51

3.13.1.

LVDS.......................................................................................................................................................... 51

3.13.2.

LVDS Emulation ........................................................................................................................................ 51

3.13.3.

BLVDS ....................................................................................................................................................... 52

3.13.4.

LVPECL....................................................................................................................................................... 53

3.13.5.

MIPI D-PHY Emulation .............................................................................................................................. 54

3.14. Typical Building Block Function Performance – C/E Devices ............................................................................ 57

3.14.1.

Pin-to-Pin Performance (LVCMOS25 12 mA Drive) .................................................................................. 57

3.14.2.

Register-to-Register Performance ............................................................................................................ 57

3.15. Derating Logic Timing ........................................................................................................................................ 57

3.16. Maximum sysI/O Buffer Performance .............................................................................................................. 58

3.17. MachXO3L/LF External Switching Characteristics – C/E Devices ...................................................................... 59

3.18. sysCLOCK PLL Timing ......................................................................................................................................... 65

3.19. NVCM/Flash Download Time ............................................................................................................................ 66

3.20. JTAG Port Timing Specifications ........................................................................................................................ 66

3.21. sysCONFIG Port Timing Specifications .............................................................................................................. 68

3.22. I

C Port Timing Specifications ........................................................................................................................... 69

3.23. SPI Port Timing Specifications ........................................................................................................................... 69

3.24. Switching Test Conditions ................................................................................................................................. 69

4. Signal Descriptions...................................................................................................................................................... 70

4.1.

Pin Information Summary ................................................................................................................................. 72

5. MachXO3 Part Number Description ........................................................................................................................... 77

6. Ordering Information ................................................................................................................................................. 78

6.1.

MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging ...... 78

6.2.

MachXO3LF Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging .... 81

References .......................................................................................................................................................................... 85

Revision History .................................................................................................................................................................. 86

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

MachXO3 Family

Data Sheet

Figures

Figure 2.1. Top View of the MachXO3L/LF-1300 Device ....................................................................................................10

Figure 2.2. Top View of the MachXO3L/LF-4300 Device ....................................................................................................11

Figure 2.3. PFU Block Diagram ............................................................................................................................................12

Figure 2.4. Slice Diagram ....................................................................................................................................................13

Figure 2.5. Primary Clocks for MachXO3L/F Devices ..........................................................................................................16

Figure 2.6. Secondary High Fanout Nets for MachXO3L/F Devices ....................................................................................17

Figure 2.7. PLL Diagram ......................................................................................................................................................18

Figure 2.8. sysMEM Memory Primitives .............................................................................................................................21

Figure 2.9. Memory Core Reset ..........................................................................................................................................23

Figure 2.10. EBR Asynchronous Reset (Including GSR) Timing Diagram .............................................................................23

Figure 2.11. Group of Four Programmable I/O Cells ..........................................................................................................25

Figure 2.12. Sentry Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)..........................................27

Figure 2.13. Input Gearbox .................................................................................................................................................28

Figure 2.14. Output Gearbox ..............................................................................................................................................30

Figure 2.15. MachXO3L/LF-1300 in 256 Ball Packages, MachXO3L/LF-2100, MachXO3L/LF-4300, MachXO3L/LF-6900 and

MachXO3L/LF-9400 Banks I/O Banks..................................................................................................................................33

Figure 2.16. MachXO3L/LF-640 and MachXO3L/LF-1300 Banks.........................................................................................34

Figure 2.17. Embedded Function Block Interface ...............................................................................................................35

Figure 2.18. I

C Core Block Diagram ...................................................................................................................................36

Figure 2.19. SPI Core Block Diagram ...................................................................................................................................37

Figure 2.20. Timer/Counter Block Diagram ........................................................................................................................38

Figure 3.1. LVDS Using External Resistors (LVDS25E) .........................................................................................................51

Figure 3.2. BLVDS Multi-point-Output Example .................................................................................................................52

Figure 3.3. Differential LVPECL ...........................................................................................................................................53

Figure 3.4. MIPI D-PHY Input Using External Resistors .......................................................................................................54

Figure 3.5. MIPI D-PHY Output Using External Resistors ....................................................................................................55

Figure 3.6.Receiver GDDR71_RX. Waveforms ....................................................................................................................64

Figure 3.7. Transmitter GDDR71_TX. Waveforms ..............................................................................................................64

Figure 3.8. JTAG Port Timing Waveforms ...........................................................................................................................67

Figure 3.9. Output Test Load, LVTTL and LVCMOS Standards ............................................................................................69

Tables

Table 1.1. MachXO3L/LF Family Selection Guide .................................................................................................................9

Table 2.1. Resources and Modes Available per Slice ..........................................................................................................12

Table 2.2. Slice Signal Descriptions .....................................................................................................................................13

Table 2.3. Number of Slices Required For Implementing Distributed RAM .......................................................................14

Table 2.4. PLL Signal Descriptions .......................................................................................................................................19

Table 2.5. sysMEM Block Configurations ............................................................................................................................20

Table 2.6. EBR Signal Descriptions ......................................................................................................................................21

Table 2.7. Programmable FIFO Flag Ranges........................................................................................................................22

Table 2.8. PIO Signal List .....................................................................................................................................................26

Table 2.9. Input Gearbox Signal List....................................................................................................................................27

Table 2.10. Output Gearbox Signal List...............................................................................................................................29

Table 2.11. Supported Input Standards...............................................................................................................................32

Table 2.12. Supported Output Standards............................................................................................................................32

Table 2.13. Available MCLK Frequencies ............................................................................................................................34

Table 2.14. I

C Core Signal Description ...............................................................................................................................36

Table 2.15. SPI Core Signal Description ..............................................................................................................................37

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

MachXO3 Family

Data Sheet

Table 2.16. Timer/Counter Signal Description.................................................................................................................... 39

Table 2.17. MachXO3L/LF Power Saving Features Description .......................................................................................... 40

Table 3.1. Absolute Maximum Rating

1, 2, 3

.......................................................................................................................... 44

Table 3.2. Recommended Operating Conditions

.............................................................................................................. 44

Table 3.3. Power Supply Ramp Rates ................................................................................................................................. 44

Table 3.4. Power-On Reset Voltage Levels ......................................................................................................................... 45

Table 3.5. Hot Socketing Specifications .............................................................................................................................. 45

Table 3.6. Programming/Erase Specifications .................................................................................................................... 45

Table 3.7. DC Electrical Characteristics ............................................................................................................................... 46

Table 3.8. Static Supply Current – C/E Devices

1, 2, 3, 6

.......................................................................................................... 47

Table 3.9. Programming and Erase Supply Current – C/E Devices

1, 2, 3, 4

............................................................................ 48

Table 3.10. sysI/O Recommended Operating Conditions ................................................................................................... 49

Table 3.11. sysI/O Single-Ended DC Electrical Charateristics

1, 2

.......................................................................................... 50

Table 3.12. LVDS ................................................................................................................................................................. 51

Table 3.13. LVDS25E DC Conditions.................................................................................................................................... 52

Table 3.14. BLVDS DC Condition ......................................................................................................................................... 53

Table 3.15. LVPECL DC Conditions ...................................................................................................................................... 54

Table 3.16. MIPI DC Conditions .......................................................................................................................................... 55

Table 3.17. MIPI D-PHY Output DC Conditions ................................................................................................................... 56

Table 3.18. Pin-to-Pin Performance (LVCMOS25 12 mA Drive) .......................................................................................... 57

Table 3.19. Register-to-Register Performance ................................................................................................................... 57

Table 3.20. Maximum sysI/O Buffer Performance ............................................................................................................. 58

Table 3.21. MachXO3L/LF External Switching Characteristics – C/E Devices

1, 2, 3, 4, 5, 6, 10

................................................... 59

Table 3.22. sysCLOCK PLL Timing ........................................................................................................................................ 65

Table 3.23. NVCM/Flash Download Time ........................................................................................................................... 66

Table 3.24. JTAG Port Timing Specifications ....................................................................................................................... 66

Table 3.25. sysCONFIG Port Timing Specifications ............................................................................................................. 68

Table 3.26. I

C Port Timing Specification ............................................................................................................................ 69

Table 3.27. SPI Port Timing Specifications .......................................................................................................................... 69

Table 3.28. Test Fixture Required Components, Non-Terminated Interfaces .................................................................... 69

Table 4.1. Signal Descriptions ............................................................................................................................................. 70

Table 4.2. MachXO3L/LF-640 and MachXO3L/LF-1300 ...................................................................................................... 72

Table 4.3. MachXO3L/LF-2100............................................................................................................................................ 73

Table 4.4. MachXO3L/LF-4300............................................................................................................................................ 74

Table 4.5. MachXO3L/LF-6900............................................................................................................................................ 75

Table 4.6. MachXO3L/LF-9400C.......................................................................................................................................... 76

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

推荐资源

小功率双向可控硅触发电路（触发器TC782A）

HT7610的内电路及引脚功能

LED循环为什么不亮？: #include<reg52.h>#include<intrins.h>//循环左移头文件#define uint unsigned int#define uchar unsigned charuchar temp;void delay(uint); void main(){temp=0xfe;P1=temp;while(1 ......; eeleader 单片机

聚焦儿童牛奶：添加剂高达10种专家:孩子尽量少喝: “采取独特配方”、“补充钙铁锌”、“开发智力”……这些吸引眼球的词汇经常出现在儿童牛奶的广告中，不少家长冲着这些词汇买给孩子喝。然而，儿童牛奶的添加剂比普通牛奶多，专家表示，孩子 ......; xuyiyi 聊聊、笑笑、闹闹

分享msp430g2553呼吸灯程序编程实例: #include void BreathLED() { P1SEL =BIT6; P1DIR = BIT6; P1OUT=0; TACTL = TASSEL_1 + MC_1 ; TACCTL1 = OUTMOD_3 ; TACCTL0 = ......; Jacktang 微控制器 MCU

警告意义？: Warning (10272): Verilog HDL Case Statement warning at aj.v(48): case item expression covers a value already covered by a previous case item...; eeleader FPGA/CPLD

有米有人再TI的estore上买过TI原厂的EVM？？？: 打算买6472的EVM回来做实验，不过不知道如何操作希望有经验的不吝赐教那些个什么TI的代理商，真TM不给力，打了几遍电话，都给忽视了，以后再也不TM找他们了...; lelee007 DSP 与 ARM 处理器

上海有哪些比较好的做嵌入式软件开发的公司: 上海有哪些比较好的做嵌入式软件开发的公司啊，本人是软件工程专业的...; qu27jump 嵌入式系统

STM32学习笔记之核心板PCB设计

　　PCB设计流程　　　　PCB规则设置　　设计规则的单位跟随画布属性里设置的单位，此处单位是mil。导线线宽最小为10mil;不同网络元素之间最小间距为8mil;孔外径为24mil，孔内径为12mil;线长不做设置;在PCB设计过程中，都要开启“实时规则检测”、“检测元素到覆铜的距离”和“在布线时显示DRC安全边界”功能。　　　　布局原则　　布局一般要遵守以下原则：　...[详细]
stm32学习笔记之串口通信

　　在基础实验成功的基础上，对串口的调试方法进行实践。硬件代码顺利完成之后，对日后调试需要用到的printf重定义进行调试，固定在自己的库函数中。　　b) 初始化函数定义：　　void USART_Configuration(void); //定义串口初始化函数　　c) 初始化函数调用：　　void UART_Configuration(void); //串口初始化函数调用　　初始化代...[详细]
双模逆变器是什么意思，优势有哪些

双模逆变器既可以并网运行，也可以独立运行。这些逆变器可以将来自可再生能源和存储设备的额外能量注入电网，并在可再生能源产生的能量不足时从电网收回电能。换句话说，根据负载的要求，这些逆变器可以作为独立逆变器和并网逆变器使用。双模逆变器是多功能的，包括独立逆变器和并网逆变器的功能。双模逆变器是什么意思? 双模逆变器的功能随负载而变化。如果电网出现问题，或者当可再生能源的电力足以满足负载时，...[详细]
AI造车第一车企，造出全球首个AI座舱

如果说汽车的终极形态是硅基生命体，那么在智能驾驶领域，它已经逐渐具备了「老司机」的样貌；而在智能座舱领域，它同样需要像一个人，甚至像一个「老朋友」。这是 AI 类人化演进的必然结果。从 DeepSeek 到 Manus，大模型的突破不断释放出深度思考、逻辑推理和执行决策的能力。而这些能力，唯有在智能座舱这一超级应用场景中，才能得到充分落地与扩展。在吉利发布的 Flyme Aut...[详细]
工业机械异常检测

您怎么知道一台机器是否在正常运行？问题的回答是：通过利用深度学习来检测工业机器的常规振动数据中的异常情况。异常检测有很多用途，而尤其在预测性维护中特别有用。这个深度学习的例子讲的是基于双向长短期记忆网络（biLSTM）的自动编码器。虽然这个词很拗口，但它仅表示训练网络来重构“正常”数据。这样，当我们给算法提供一些看起来不同的数据时，重构错误会提示您机器可能需要维护。当您所拥有的数据均为“正...[详细]
未来工厂：搭载人工智能的边缘传感器设计——第1部分

摘要提升工业系统智能化的方法有多种，其中包括将边缘和云端人工智能(AI)技术应用于配备模拟和数字器件的传感器。鉴于AI方法的多样性，传感器设计人员需要考虑若干相互冲突的要求，包括决策延迟、网络使用、功耗/电池寿命以及适合机器的AI模型。本系列文章重点介绍智能AI无线电机监测传感器的设计，并回答一些关键问题，例如：边缘AI如何延长传感器电池的寿命？系统的洞察和决策能力有哪些提升？本文介绍的...[详细]
专为AI PC应用打造，格科推出高性能图像传感器GC5605

该产品专为AI PC应用打造，具备高分辨率、高动态、超低功耗三大特性，助力AI PC提升视频会议、高清拍摄等应用场景的影像质量；实现智能唤醒、手势控制等更智能的人机交互。 GC5606规格参数 GC5605搭载 GalaxyCell ® 2.0 工艺平台的 1.116μm 像素，针对多种拍摄环境，尤其是暗光场景，显著增强成像细节并有效降低像素暗...[详细]
文远知行发布一段式端到端辅助驾驶解决方案，预计2025年内量产上车

8月21日，文远知行WeRide正式推出与博世合作的一段式端到端辅助驾驶解决方案——WePilot AiDrive，这距离双方合作的“两段式端到端”方案量产上车仅半年。目前，WePilot AiDrive已完成核心功能验证，预计2025年内实现量产上车，助力全球辅助驾驶行业走向更智能、更高效、更普适的大规模应用阶段。据悉，相比先感知再决策的传统两段式架构，文远知行WePilot Ai...[详细]
关于电动汽车在日常使用时的一些注意事项

电动车自燃的诱因基本上分为三种：第一种，碰撞事故而导致电池组件受到穿刺等致命的伤害，部分电池电解液与负极发生反应，随之正极和电解质都会发生分解，从而导致大规模短路并造成热失控起火燃烧；第二种，诱因则是外部温度过高或者电池组内部出现散热问题导致自燃，这里面一般对于温控系统有关，温控系统故障导致过热而产生自燃情况。最后一种，则是化学诱因，这与此前某品牌手机出现大规模爆炸的原理类似，都是由...[详细]
芯对话|CBM108S085破局多通道DAC“同步+精度+低功耗”困局

一、多通道DAC技术瓶颈当前，多通道DAC技术的发展主要聚焦于两大核心难题：一方面，工业场景迫切需要‘多通道同步+高精度’的解决方案，而传统分立方案却因复杂度过高而难以满足需求，例如，在多轴机械臂控制中，需要实现8通道的纳秒级同步输出，分立DAC不仅占用大量PCB面积，还难以有效避免通道间的延迟误差；另一方面，便携式设备面临着‘低功耗’与‘高精度’之间的平衡挑战，如手持测量仪、可穿戴医...[详细]
1--STM32 ADC1与ADC2 16通道DMA采集笔记

最近在搞ADC，网上还是很多资源的，以下为参考链接： 1、对STM32 ADC单次转换模式连续转换模式扫描模式的理解： https://www.cnblogs.com/zhanghankui/p/5192324.html/ 2、STM32F103ADC的工作模式和触发方式的探索与理解： http://www.stmcu.org.cn/module/forum/thread-598744-1...[详细]
STM32定时器配置为编码器模式

一、编码器原理如果两个信号相位差为90度，则这两个信号称为正交。由于两个信号相差90度，因此可以根据两个信号哪个先哪个后来判断方向、根据每个信号脉冲数量的多少及整个编码轮的周长就可以算出当前行走的距离、如果再加上定时器的话还可以计算出速度。二、为什么要用编码器从上图可以看出，由于TI，T2一前一后有个90度的相位差，所以当出现这个相位差时就表示轮子旋转了一个角度。但有人会问了...[详细]
【节能学院】智能马达保护器在有色冶金行业中的应用

前言低压电动机作为有色冶炼企业底层大量使用的设备，其异常运行不仅影响冶炼厂的正常生产，还会威胁到人的生命安全，因此为电动机设置合适而又全面的保护至关重要。智能电动机保护器集保护、遥测、通信、遥控、显示等功能于一体，是目前功能最全面的电动机保护设备，能最大限度保证设备运行的安全可靠性，从而实现智能化和高精度保护，同时还能对电动机的状态进行全面监控。电动机过载保护设备的发展 1.1热继电器 ...[详细]
挑战 SK 海力士：消息称三星 HBM4 样品已通过英伟达测试

8 月 21 日消息，据韩媒 SEDaily 昨天报道，据半导体业界消息，三星上月提供给英伟达的 HBM4 样品已通过初期测试和质量测试，将在本月底进入“预生产”阶段。其中“预生产”（IT之家注：PP，Pre-Production）是指半导体芯片量产前实施的最终验证阶段，需要测试其与客户 GPU 产品的兼容性，以及在特定温度下能否满足高质量标准。 SEDaily 表示，HBM4 芯片将被应用在...[详细]
强茂与您相约在2025年印度电子展赋能电机控制引领电力电子未来

强茂——您值得信赖的半导体解决方案合作伙伴，诚挚邀请您莅临参观2025年印度电子展，南亚领先的电子元件、系统、应用与解决方案贸易展。展期为2025年9月17日至19日。强茂位于5号馆A01展位，探索我们在MCU、IC、分立器件等领域的最新创新产品，驱动下一代的汽车、工业与消费电子发展。从二轮与三轮车水泵、油泵到消费类吊扇应用，强茂垂直整合的解决方案将助您加速设计流程，全面提升系统性能。欢...[详细]

器件捷径: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多