Datasheet> 器件分类 > 可编程逻辑器件> 可编程逻辑> LCMXO3L-4300E-5MG256C

LCMXO3L-4300E-5MG256C: 产品描述IC FPGA 206 I/O 256CSFBGA; 产品类别可编程逻辑器件可编程逻辑; 文件大小2MB，共93页; 制造商Lattice(莱迪斯); 官网地址http://www.latticesemi.com; 标准

下载文档详细参数全文预览

LCMXO3L-4300E-5MG256C在线购买

供应商	器件名称	价格	最低购买	库存
	LCMXO3L-4300E-5MG256C	-	-	点击查看	点击购买

LCMXO3L-4300E-5MG256C概述

IC FPGA 206 I/O 256CSFBGA

LCMXO3L-4300E-5MG256C规格参数

参数名称	属性值
是否Rohs认证	符合
厂商名称	Lattice(莱迪斯)
包装说明	VFBGA,
Reach Compliance Code	unknown
ECCN代码	EAR99
JESD-30 代码	S-PBGA-B256
长度	9 mm
可配置逻辑块数量	540
端子数量	256
最高工作温度	85 °C
最低工作温度
组织	540 CLBS
封装主体材料	PLASTIC/EPOXY
封装代码	VFBGA
封装形状	SQUARE
封装形式	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
峰值回流温度（摄氏度）	NOT SPECIFIED
可编程逻辑类型	FIELD PROGRAMMABLE GATE ARRAY
座面最大高度	1 mm
最大供电电压	1.26 V
最小供电电压	1.14 V
标称供电电压	1.2 V
表面贴装	YES
温度等级	OTHER
端子形式	BALL
端子节距	0.5 mm
端子位置	BOTTOM
处于峰值回流温度下的最长时间	NOT SPECIFIED
宽度	9 mm
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

MachXO3 Family

Data Sheet

FPGA-DS-02032-2.3

November 2018

MachXO3 Family

Data Sheet

Contents

Acronyms in This Document .................................................................................................................................................6

1. Introduction ..................................................................................................................................................................7

1.1.

Features...............................................................................................................................................................8

1.1.1. Solutions .........................................................................................................................................................8

1.1.2. Flexible Architecture .......................................................................................................................................8

1.1.3. Advanced Packaging .......................................................................................................................................8

1.1.4. Pre-Engineered Source Synchronous I/O ........................................................................................................8

1.1.5. High Performance, Flexible I/O Buffer ............................................................................................................8

1.1.6. Flexible On-Chip Clocking................................................................................................................................8

1.1.7. Non-volatile, Multi-time Programmable.........................................................................................................8

1.1.8. TransFR Reconfiguration .................................................................................................................................8

1.1.9. Enhanced System Level Support .....................................................................................................................8

1.1.10.

Applications ................................................................................................................................................8

1.1.11.

Low Cost Migration Path ............................................................................................................................8

2. Architecture ................................................................................................................................................................10

2.1.

Architecture Overview ......................................................................................................................................10

2.2.

PFU Blocks .........................................................................................................................................................12

2.2.1. Slices .............................................................................................................................................................12

2.2.2. Modes of Operation ......................................................................................................................................14

2.2.3. RAM Mode ....................................................................................................................................................14

2.2.4. ROM Mode ....................................................................................................................................................14

2.3.

Routing ..............................................................................................................................................................15

2.4.

Clock/Control Distribution Network...................................................................................................................15

2.4.1. sysCLOCK Phase Locked Loops (PLLs) ...........................................................................................................17

2.5.

sysMEM Embedded Block RAM Memory ..........................................................................................................20

2.5.1. sysMEM Memory Block ................................................................................................................................20

2.5.2. Bus Size Matching .........................................................................................................................................20

2.5.3. RAM Initialization and ROM Operation ........................................................................................................20

2.5.4. Memory Cascading .......................................................................................................................................20

2.5.5. Single, Dual, Pseudo-Dual Port and FIFO Modes ..........................................................................................21

2.5.6. FIFO Configuration ........................................................................................................................................22

2.5.7. Memory Core Reset ......................................................................................................................................22

2.5.8. EBR Asynchronous Reset ..............................................................................................................................23

2.6.

Programmable I/O Cells (PIC) ............................................................................................................................24

2.7.

PIO .....................................................................................................................................................................26

2.7.1. Input Register Block ......................................................................................................................................26

2.7.2. Output Register Block ...................................................................................................................................26

2.7.3. Tri-state Register Block .................................................................................................................................27

2.8.

Input Gearbox ...................................................................................................................................................27

2.9.

Output Gearbox.................................................................................................................................................29

2.10. sysI/O Buffer ......................................................................................................................................................31

2.10.1.

Typical I/O Behavior during Power-up .....................................................................................................31

2.10.2.

Supported Standards ................................................................................................................................31

2.10.3.

sysI/O Buffer Banks...................................................................................................................................33

2.11. Hot Socketing ....................................................................................................................................................34

2.12. On-chip Oscillator ..............................................................................................................................................34

2.13. Embedded Hardened IP Functions ....................................................................................................................35

2.13.1.

Hardened I

C IP Core ................................................................................................................................35

2.13.2.

Hardened SPI IP Core ................................................................................................................................36

2.13.3.

Hardened Timer/Counter .........................................................................................................................38

2.14. User Flash Memory (UFM) ................................................................................................................................39

2.15. Standby Mode and Power Saving Options ........................................................................................................39

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

MachXO3 Family

Data Sheet

2.16. Power On Reset ................................................................................................................................................. 40

2.17. Configuration and Testing ................................................................................................................................. 41

2.17.1.

IEEE 1149.1-Compliant Boundary Scan Testability ................................................................................... 41

2.17.2.

Device Configuration ................................................................................................................................ 41

2.18. TraceID .............................................................................................................................................................. 43

2.19. Density Shifting ................................................................................................................................................. 43

3. DC and Switching Characteristics ............................................................................................................................... 44

3.1.

Absolute Maximum Rating ................................................................................................................................ 44

3.2.

Recommended Operating Conditions ............................................................................................................... 44

3.3.

Power Supply Ramp Rates ................................................................................................................................ 44

3.4.

Power-On-Reset Voltage Levels ........................................................................................................................ 45

3.5.

Hot Socketing Specifications ............................................................................................................................. 45

3.6.

Programming/Erase Specifications ................................................................................................................... 45

3.7.

ESD Performance .............................................................................................................................................. 45

3.8.

DC Electrical Characteristics .............................................................................................................................. 46

3.9.

Static Supply Current – C/E Devices .................................................................................................................. 47

3.10. Programming and Erase Supply Current – C/E Devices ..................................................................................... 48

3.11. sysI/O Recommended Operating Conditions ..................................................................................................... 49

3.12. sysI/O Single-Ended DC Electrical Characteristics .............................................................................................. 50

3.13. sysI/O Differential Electrical Characteristics ..................................................................................................... 51

3.13.1.

LVDS.......................................................................................................................................................... 51

3.13.2.

LVDS Emulation ........................................................................................................................................ 51

3.13.3.

BLVDS ....................................................................................................................................................... 52

3.13.4.

LVPECL....................................................................................................................................................... 53

3.13.5.

MIPI D-PHY Emulation .............................................................................................................................. 54

3.14. Typical Building Block Function Performance – C/E Devices ............................................................................ 57

3.14.1.

Pin-to-Pin Performance (LVCMOS25 12 mA Drive) .................................................................................. 57

3.14.2.

Register-to-Register Performance ............................................................................................................ 57

3.15. Derating Logic Timing ........................................................................................................................................ 57

3.16. Maximum sysI/O Buffer Performance .............................................................................................................. 58

3.17. MachXO3L/LF External Switching Characteristics – C/E Devices ...................................................................... 59

3.18. sysCLOCK PLL Timing ......................................................................................................................................... 65

3.19. NVCM/Flash Download Time ............................................................................................................................ 66

3.20. JTAG Port Timing Specifications ........................................................................................................................ 66

3.21. sysCONFIG Port Timing Specifications .............................................................................................................. 68

3.22. I

C Port Timing Specifications ........................................................................................................................... 69

3.23. SPI Port Timing Specifications ........................................................................................................................... 69

3.24. Switching Test Conditions ................................................................................................................................. 69

4. Signal Descriptions...................................................................................................................................................... 70

4.1.

Pin Information Summary ................................................................................................................................. 72

5. MachXO3 Part Number Description ........................................................................................................................... 77

6. Ordering Information ................................................................................................................................................. 78

6.1.

MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging ...... 78

6.2.

MachXO3LF Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging .... 81

References .......................................................................................................................................................................... 85

Revision History .................................................................................................................................................................. 86

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

MachXO3 Family

Data Sheet

Figures

Figure 2.1. Top View of the MachXO3L/LF-1300 Device ....................................................................................................10

Figure 2.2. Top View of the MachXO3L/LF-4300 Device ....................................................................................................11

Figure 2.3. PFU Block Diagram ............................................................................................................................................12

Figure 2.4. Slice Diagram ....................................................................................................................................................13

Figure 2.5. Primary Clocks for MachXO3L/F Devices ..........................................................................................................16

Figure 2.6. Secondary High Fanout Nets for MachXO3L/F Devices ....................................................................................17

Figure 2.7. PLL Diagram ......................................................................................................................................................18

Figure 2.8. sysMEM Memory Primitives .............................................................................................................................21

Figure 2.9. Memory Core Reset ..........................................................................................................................................23

Figure 2.10. EBR Asynchronous Reset (Including GSR) Timing Diagram .............................................................................23

Figure 2.11. Group of Four Programmable I/O Cells ..........................................................................................................25

Figure 2.12. Sentry Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)..........................................27

Figure 2.13. Input Gearbox .................................................................................................................................................28

Figure 2.14. Output Gearbox ..............................................................................................................................................30

Figure 2.15. MachXO3L/LF-1300 in 256 Ball Packages, MachXO3L/LF-2100, MachXO3L/LF-4300, MachXO3L/LF-6900 and

MachXO3L/LF-9400 Banks I/O Banks..................................................................................................................................33

Figure 2.16. MachXO3L/LF-640 and MachXO3L/LF-1300 Banks.........................................................................................34

Figure 2.17. Embedded Function Block Interface ...............................................................................................................35

Figure 2.18. I

C Core Block Diagram ...................................................................................................................................36

Figure 2.19. SPI Core Block Diagram ...................................................................................................................................37

Figure 2.20. Timer/Counter Block Diagram ........................................................................................................................38

Figure 3.1. LVDS Using External Resistors (LVDS25E) .........................................................................................................51

Figure 3.2. BLVDS Multi-point-Output Example .................................................................................................................52

Figure 3.3. Differential LVPECL ...........................................................................................................................................53

Figure 3.4. MIPI D-PHY Input Using External Resistors .......................................................................................................54

Figure 3.5. MIPI D-PHY Output Using External Resistors ....................................................................................................55

Figure 3.6.Receiver GDDR71_RX. Waveforms ....................................................................................................................64

Figure 3.7. Transmitter GDDR71_TX. Waveforms ..............................................................................................................64

Figure 3.8. JTAG Port Timing Waveforms ...........................................................................................................................67

Figure 3.9. Output Test Load, LVTTL and LVCMOS Standards ............................................................................................69

Tables

Table 1.1. MachXO3L/LF Family Selection Guide .................................................................................................................9

Table 2.1. Resources and Modes Available per Slice ..........................................................................................................12

Table 2.2. Slice Signal Descriptions .....................................................................................................................................13

Table 2.3. Number of Slices Required For Implementing Distributed RAM .......................................................................14

Table 2.4. PLL Signal Descriptions .......................................................................................................................................19

Table 2.5. sysMEM Block Configurations ............................................................................................................................20

Table 2.6. EBR Signal Descriptions ......................................................................................................................................21

Table 2.7. Programmable FIFO Flag Ranges........................................................................................................................22

Table 2.8. PIO Signal List .....................................................................................................................................................26

Table 2.9. Input Gearbox Signal List....................................................................................................................................27

Table 2.10. Output Gearbox Signal List...............................................................................................................................29

Table 2.11. Supported Input Standards...............................................................................................................................32

Table 2.12. Supported Output Standards............................................................................................................................32

Table 2.13. Available MCLK Frequencies ............................................................................................................................34

Table 2.14. I

C Core Signal Description ...............................................................................................................................36

Table 2.15. SPI Core Signal Description ..............................................................................................................................37

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

MachXO3 Family

Data Sheet

Table 2.16. Timer/Counter Signal Description.................................................................................................................... 39

Table 2.17. MachXO3L/LF Power Saving Features Description .......................................................................................... 40

Table 3.1. Absolute Maximum Rating

1, 2, 3

.......................................................................................................................... 44

Table 3.2. Recommended Operating Conditions

.............................................................................................................. 44

Table 3.3. Power Supply Ramp Rates ................................................................................................................................. 44

Table 3.4. Power-On Reset Voltage Levels ......................................................................................................................... 45

Table 3.5. Hot Socketing Specifications .............................................................................................................................. 45

Table 3.6. Programming/Erase Specifications .................................................................................................................... 45

Table 3.7. DC Electrical Characteristics ............................................................................................................................... 46

Table 3.8. Static Supply Current – C/E Devices

1, 2, 3, 6

.......................................................................................................... 47

Table 3.9. Programming and Erase Supply Current – C/E Devices

1, 2, 3, 4

............................................................................ 48

Table 3.10. sysI/O Recommended Operating Conditions ................................................................................................... 49

Table 3.11. sysI/O Single-Ended DC Electrical Charateristics

1, 2

.......................................................................................... 50

Table 3.12. LVDS ................................................................................................................................................................. 51

Table 3.13. LVDS25E DC Conditions.................................................................................................................................... 52

Table 3.14. BLVDS DC Condition ......................................................................................................................................... 53

Table 3.15. LVPECL DC Conditions ...................................................................................................................................... 54

Table 3.16. MIPI DC Conditions .......................................................................................................................................... 55

Table 3.17. MIPI D-PHY Output DC Conditions ................................................................................................................... 56

Table 3.18. Pin-to-Pin Performance (LVCMOS25 12 mA Drive) .......................................................................................... 57

Table 3.19. Register-to-Register Performance ................................................................................................................... 57

Table 3.20. Maximum sysI/O Buffer Performance ............................................................................................................. 58

Table 3.21. MachXO3L/LF External Switching Characteristics – C/E Devices

1, 2, 3, 4, 5, 6, 10

................................................... 59

Table 3.22. sysCLOCK PLL Timing ........................................................................................................................................ 65

Table 3.23. NVCM/Flash Download Time ........................................................................................................................... 66

Table 3.24. JTAG Port Timing Specifications ....................................................................................................................... 66

Table 3.25. sysCONFIG Port Timing Specifications ............................................................................................................. 68

Table 3.26. I

C Port Timing Specification ............................................................................................................................ 69

Table 3.27. SPI Port Timing Specifications .......................................................................................................................... 69

Table 3.28. Test Fixture Required Components, Non-Terminated Interfaces .................................................................... 69

Table 4.1. Signal Descriptions ............................................................................................................................................. 70

Table 4.2. MachXO3L/LF-640 and MachXO3L/LF-1300 ...................................................................................................... 72

Table 4.3. MachXO3L/LF-2100............................................................................................................................................ 73

Table 4.4. MachXO3L/LF-4300............................................................................................................................................ 74

Table 4.5. MachXO3L/LF-6900............................................................................................................................................ 75

Table 4.6. MachXO3L/LF-9400C.......................................................................................................................................... 76

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

推荐资源

电源对放大器的频谱的影响: 本帖最后由秋天的琴湖于 2022-10-16 20:17 编辑射频放大器用DC转DC电源芯片供电，发现在电源芯片负载电流会影响射频放大器的杂散。电源芯片的轻载高效和定频工作模式对提供的电源纹波影响 ......; 秋天的琴湖无线连接

有4块24*18的P2.5全彩led点阵板子，大家看下可以做些什么？如何驱动?: 本帖最后由马田马于 2019-2-14 11:02 编辑有4块24*18的P2.5全彩led点阵板子，大家看下可以做些什么？如何驱动? 想做一个3排一起的车载后挡风玻璃流动屏，但是控制卡不知道怎么接，因为LE ......; 马田马 DIY/开源硬件专区

msp430g2553 使用内部的adc10采集一正弦交流电压信号（程序）望大侠指点！！！: 需要采集的交流电压信号（A1通道）大约是：0.5v~2.5v VR+ = VCC and VR- = VSS // MSP430G2553 // ----------------- // /|\| ......; guozhongweiai TI技术论坛

请教windows下如何读flash中的配置数据: .sh格式，vxWorks下的配置数据 windows下该如何读呢？按二进制和文本方式读出来的都不对，恳请各位大侠赐教谢谢！...; gxlzhhtx 嵌入式系统

如何在VIVI上扩展USB下载功能，1000分相送，谢谢！: 需要在VIVI上扩展USB下载功能，希望大家指点也可通过EMAIL跟我联系，谢谢！...; liyanjun120 嵌入式系统

2008 HELLODSP 会员"有奖"调查: 各位HELLODSP会员：感谢您对HELLODSP的支持！为了能够使HELLODSP更好的为您服务，能让我们听到您的心声，特举办“2008 HELLODSP 会员有奖调查”活动，可能需要占用您五分钟时间。作为对于大家 ......; 大意了 DSP 与 ARM 处理器

单片机STM32的5个时钟源知识

　　众所周知STM32有5个时钟源HSI、HSE、LSI、LSE、PLL，其实他只有四个，因为从上图中可以看到PLL都是由HSI或HSE提供的。　　其中，高速时钟(HSE和HSI)提供给芯片主体的主时钟.低速时钟(LSE和LSI)只是提供给芯片中的RTC(实时时钟)及独立看门狗使用，图中可以看出高速时钟也可以提供给RTC。　　内部时钟是在芯片内部RC振荡器产生的，起振较快，所以时钟在芯片刚上...[详细]
告别传统修复手段，冷凝器管板腐蚀保护的正解打开方式

一、设备概述列管式换热器是现有化工蒸发和加热设备中常用的热交换设备之一，在目前的现有技术中，列管式换热器管板材质均是采用碳钢为主，部分为碳钢衬胶结构，存在的问题是耐温性差、可靠性差、容易发生管板腐蚀问题和胶层脱落问题。列管式换热器是利用循环冷却水的温度来控制壳程介质温度的，在运行过程中当壳程介质温度高时靠换热器对壳程介质进行降温，冷却循环水在管束内流动，壳程介质在壳体内管束外流动，通过两者的...[详细]
目前电动汽车还存在哪些方面的安全隐患

随着购买新能源车型的消费者越来越多，电动车的安全性也成为了大家的焦点。尤其是在一系列电动车自燃事件之后，安全性这个话题也被推到了风口浪尖。那么电动车在电池方面存在着哪些隐患呢？一、冷却系统，新能源车型尤其是纯电动车型，是依靠电能作为补给。但电能并没有流入的冷却系统，所以在高温的条件下，电动车极容易发生自燃的事故。即便是现在很多新能源车型采用了水冷，但安全隐患依然存在。二、挤压碰撞，电...[详细]
苹果首款折叠 iPhone 曝料：配自研 C2 基带芯片

8 月 25 日消息，彭博社的马克・古尔曼昨日（8 月 24 日）发布博文，曝料称苹果将于 2026 年推出其首款折叠手机（下文简称 iPhone Fold），一方面会明显减少屏幕折痕，另一方面将搭载其自研的 C2 基带芯片，并采用无 SIM 卡设计、Touch ID 解锁，测试机有黑、白两色。苹果为尽量减少折痕的视觉影响，决定将屏幕触控感应层由 on-cell 技术改为 in-cell 技术...[详细]
文远知行发布一段式端到端辅助驾驶解决方案，预计2025年内量产上车

8月21日，文远知行WeRide正式推出与博世合作的一段式端到端辅助驾驶解决方案——WePilot AiDrive，这距离双方合作的“两段式端到端”方案量产上车仅半年。目前，WePilot AiDrive已完成核心功能验证，预计2025年内实现量产上车，助力全球辅助驾驶行业走向更智能、更高效、更普适的大规模应用阶段。据悉，相比先感知再决策的传统两段式架构，文远知行WePilot Ai...[详细]
零基础入门stm32基本定时器详解

一、基本定时器介绍在STM32中，基本定时器有TIM6、TIM7等。基本定时器主要包含时基单元，提供16位的计数，能计数0~65535。基本定时器除了计数功能以外，还能输出给DAC模块一个TRGO信号。基本定时器框图如下：二、时基单元介绍 STM32的所有定时器都具备时基单元，时基单元的功能就是简单的计数，即计数时钟源TMxCLK的脉冲个数，这个时钟源来至APB1总线。高...[详细]
stm32相关笔记——ADC部分

我们在学习一门技术的时候，应该对它的理论部分有所了解，然后才能在实践中进一步加深理解，进而掌握。对于stm32来说，我认为学习的时候应该先仔细阅读相关的参考手册，然后再动手实践，这样才能理解得更加透彻，掌握得更加牢固！今天记录一下我学习stm32的ADC部分的了解。 1.介绍小结：stm32的ADC有18个通道（16个外部通道+2个内部通道），有单次、连续、扫描和间断四种模式，ADC...[详细]
STM32定时器输入捕获功能应用——超声波模块

一、工作原理输入捕获是STM32单片机定时器的一项重要的功能，应用很广泛，常用于测量脉冲宽度，周期等。超声波模块测距的原理是：单片机给超声波模块（我用到的超声波模块型号是HC-SR04，下面简称HC-SR04）发送一个大于10us的高电平，触发HC-SR04发出8个40kHz的方波，并自动检测是否有信号返回，如果有信号返回，就会通过Echo对单片机输出一个高电平，高电平的持续时间就是超声波从...[详细]
微波炉解决方案终见天日！

　　自20世纪40年代中期诞生以来，微波炉从无到有，用于商业，60年代，进入家庭并迅速普及，其基本功能与操作并未发生较大改变。实际上，其体现的唯一主要优势就是用户体验得到不断改善，能够包含越来越多的功能。　　而如今，微波炉已经像洗衣机一样成了家庭的基本家用电器，入住千家万户。许多人只熟悉它的功能，享受给人们带来方便的同时，有多少人去反问它的所以然的了?即便你是一位电子达人，也有你不知道的…...[详细]
电动汽车是利用发动机来实现12V车载供电吗

电动汽车的12V蓄电池供电并不是依靠发电机，只有燃油动力汽车才会依靠发动机带动发电机在行驶中发电，其作用是为12V车载设备供电；用这种发电即时供电的原因是因为12V蓄电池的容量太小，而且不能依靠外接设备充电。而电动汽车有一组动辄50kwh左右的动力电池组，其容量是燃油动力汽车电池的50~100倍甚至更高，车载12V电子设备的耗电量与容量相比小到几乎可以忽略；而动力电池组可依靠220市电充电，所以...[详细]
汽车电子的关键是什么

车辆采用的电子系统IC复杂性逐渐提高，希望借由执行人工智能（AI）算法控制自驾功能，同时也需满足《道路车辆功能安全ISO 26262》标准（以下简称《ISO 26262》）要求。因此，IC设计公司也正快速采用完整性的测试解决方案，以便达到相关标准要求。确保车辆电子能稳定的作法之一就是在功能运转期间执行定期测试，也就是在逻辑与存储器利用内建自我测试（Built-in Self Test;BI...[详细]
安全第一！矿用防爆R型隔离变压器教你保护自己！

通常情况下煤矿井下含有瓦斯和煤尘。当瓦斯和煤尘达到一定浓度时，就会发生瓦斯和煤尘爆炸事故。而电气设备在正常运行或故障时就会产生电弧，电弧也是煤矿燃烧煤气和煤尘的主要火源之一。因此，煤矿的电气设备通常都采用矿用防爆R型隔离变压器。矿用防爆电气的设计制造必须符合国家防爆设备标准。防爆设备的总标志是EX。防爆电气设备的类型、类别、级别和组别以及防爆设备的总标志一起，形成防爆标志。除了防爆电源变压器的明...[详细]
福特公开全宽侧帘式安全气囊专利

福特公开的一项专利提出将传统分段侧气帘替换为一体化的全宽侧帘式气囊，该气囊横跨整车侧面，可在前后车门区域同时展开，为所有乘员在侧向撞击发生的瞬间提供连续的保护屏障。图片来源：FORD AUTHORITY 该设计依托车内传感器的碰撞预判能力快速触发，旨在减少头部、胸腹与车门硬件接触造成的二次伤害；同时，气囊的整体式结构便于与现代化座舱布局、可变座椅和自动驾驶场景中的非传统座椅配置协同工作...[详细]
博世发布面向L2+级的新一代SoC（SX600 / SX601）

博世发布新SoC系列以支撑L2+级别的高级驾驶辅助功能，该芯片集成了高分辨率与远距离探测能力，并内置对神经网络推理的支持与车规接口，便于车厂在主流车型上实现自动紧急制动、自适应巡航等功能的升级。图片来源：博世该芯片定位在主流家用轿车和SUV的ADAS平台，可与摄像头、毫米波雷达等传感器融合使用，帮助车企在更广泛的产品线上部署成熟的辅助驾驶功能并提升道路安全准入率。 ...[详细]
电动汽车的轻量化可从哪些途径来实现

汽车轻量化对于汽车来说还是一个比较陌生的一个词汇，随着对环保要求的不断提高，相关法规对于车辆更低油耗也提出了更高的标准，轻量化成为了汽车降低油耗和电动汽车增加续航里程的一种途径，根据目前市面上大多数轻量化设计的车型来看，在不涉及到安全的问题的情况下面，轻量化可以从车身的材料上面，和车辆的结构设计上面去进行实现，车辆的轻量化也是必然的趋势。对于车身材料而言，就更加的要进行着重的考虑了，首先不...[详细]

器件捷径: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多