MDT10P721
1. General Description
This EPROM-Based 8-bit micro-controller uses a fully static
CMOS technology process to achieve higher speed and
smaller size with the low power consumption and high noise
immunity. On chip memory includes 4K words of ROM, and
192 bytes of static RAM.
u
u
-PortB<7:4> interrupt on change
-CCP,SCM
A/D converter module:
-5 analog inputs multiplexed into one A/D
converter
-8-bit resolution
TMR0 : 8-bit real time clock/counter
TMR1 : 16-bit real time clock/count
2. Features
u
The followings are some of the features on the hardware
and software :
u
u
u
u
Fully CMOS static design
8-bit data bus
On chip EPROM size : 4.0 K words
Internal RAM size : 224 bytes
(192 general purpose registers, 32 special
registers)
u
u
u
u
37 single word instructions
14-bit instructions
8-level stacks
Operating voltage : 2.5 V ~ 5.5V (PRD Disable)
4.5 V ~ 5.5 V (PRD Enable)
u
u
Operating frequency : DC ~ 20 MHz
The most fast execution time is 200 ns under 20
MHz in all single cycle instructions except the
branch instruction
u
Addressing modes include direct, indirect and
relative addressing modes
u
u
u
u
u
u
u
Power-on Reset
Power edge-detector Reset
Power range-detector Reset
Sleep Mode for power saving
Capture,Compare,PWM module
Synchronous serial port with SCM
8 interrupt sources:
-External INT pin
-TMR0 timer,TMR1 timer,TMR2 timer
-A/D conversion completion
u
u
TMR2 : 8-bit clock/counter(internal)
4 types of oscillator can be selected by
programming option:
RC－Low cost RC oscillator
LFXT－Low frequency crystal oscillator
XTAL－Standard crystal oscillator
HFXT－High frequency crystal oscillator
On-chip RC oscillator based Watchdog Timer(WDT)
22 I/O pins with their own independent direction
control
3. Applications
The application areas of this MDT10P721 range from
appliance motor control and high speed auto-motive to low
power remote transmitters/receivers, pointing devices, and
telecommunications
processors,
such
as
Remote
controller, small instruments, chargers, toy, automobile
and PC peripheral … etc.
This specification are subject to be changed without notice. Any latest information
please preview http;//www.mdtic.com.tw
P. 1
2005/6 Ver. 2.0
MDT10P721
4. Pin Assignment
/MCLR
PA0/AIC0
PA1/AIC1
PA2/AIC2
PA3/AIC3/Vref
PA4/RTCC
PA5/SS/AIC4
V
ss
OSC1/CLKIN
OSC2/CLKOUT
PC0/T1OSO/T1CKI
PC1/T1OSI
PC2/CCP
PC3/SCK
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
PB7
PB6
PB5
PB4
PB3
PB2
PB1
PB0/INT
V
dd
V
ss
PC7
PC6
PC5/SDO
PC4/SDI
5. Pin Function Description
Pin Name
PA0~PA3,PA5
RTCC/PA4
I/O
I/O
I/O
Function Description
Port A, TTL input level / Analog input channel
Real Time Clock/Counter, Schmitt Trigger input level
Open drain output
PB0~PB7
I/O
Port B, TTL input level / PB0:External interrupt input ,
PB4~PB7:Interrupt on pin change
PC0~PC7
/MCLR
OSC1/CLKIN
OSC2/CLKOUT
I/O
I
I
O
Port C, Schmitt Trigger input level
Master Clear, Schmitt Trigger input level
Oscillator Input/external clock input
Oscillator Output/in RC mode， the CLKOUT pin has 1/4 frequency
of CLKIN
V
dd
V
ss
Power supply
Ground
This specification are subject to be changed without notice. Any latest information
please preview http;//www.mdtic.com.tw
P. 2
2005/6 Ver. 2.0
MDT10P721
Address
07
0C
0E
12
14
1F
A0~FF
CPIO C
PIEB1
PSTA
T2PER
SCMSTA
ADS1
General purpose register
Description
(1) IAR ( Indirect Address Register) : R00
(2) RTCC (Real Time Counter/Counter Register) : R01
(3) PC (Program Counter) : R02,R0A
Write PC --- from PCHLAT
Write PC --- from PCHLAT
LJUMP, LCALL --- from instruction word
RTWI, RET --- from STACK
A11
A10~A8
A7~A0
Write PC --- from ALU
LJUMP, LCALL --- from instruction word
RTWI, RET, RTFI --- from STACK
(4) STATUS (Status register) : R03
Bit
0
1
2
3
4
5
Symbol
C
HC
Z
PF
TF
RBS0
Carry bit
Half Carry bit
Zero bit
Function
Power down Flag bit
WDT Timer overflow Flag bit
Register Bank Select bit :
0 : 00H --- 7FH(Bank0)
1 : 80H --- FFH(Bandk1)
7-6
——
General purpose bit
This specification are subject to be changed without notice. Any latest information
please preview http;//www.mdtic.com.tw
P. 4
2005/6 Ver. 2.0
MDT10P721
(5) MSR (Memory Bank Select Register) : R04
Memory Bank Select Register :
0 : 00~7F(Bank0)
1 : 80~FF(Bank1)
b7
b6
b5
b4
b3
b2
b1
b0
Indirect Addressing Mode
(6) PORT A : R05
PA5~PA0, I/O Register
(7) PORT B : R06
PB7~PB0, I/O Register
(8) PORT C : R07
PC7~PC0, I/O Register
(9)PCHLAT: R0A
(10) INTS ( Interrupt Status Register ) : R0B
Bit
0
1
2
3
Symbol
RBIF
INTF
TIF
RBIE
Function
PORT B change interrupt flag. Set when PB <7:4> inputs change
Set when INT interrupt occurs. INT interrupt flag.
Set when TMR0 overflows.
0 : disable PB change interrupt
1 : enable PB change interrupt
4
INTS
0 : disable INT interrupt
1 : enable INT interrupt
5
TIS
0 : disable TMR0 interrupt
1 : enable TMR0 interrupt
6
PEIE
0 : disable all peripheral interrupt
1 : enable all peripheral interrupt
7
GIS
0 : disable global interrupt
1 : enable global interrupt
This specification are subject to be changed without notice. Any latest information
please preview http;//www.mdtic.com.tw
P. 5
2005/6 Ver. 2.0
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
