BUK9K5R6-30E
2 September 2015
Dual N-channel 30 V, 5.8 mΩ logic level MOSFET
Product data sheet
1. General description
Dual logic level N-channel MOSFET in an LFPAK56D (Dual Power-SO8) package using
TrenchMOS technology. This product has been designed and qualified to AEC Q101
standard for use in high performance automotive applications.
2. Features and benefits
•
•
•
•
•
Dual MOSFET
Q101 Compliant
Repetitive avalanche rated
Suitable for thermally demanding environments due to 175 °C rating
True logic level gate with V
GS(th)
rating of greater than 0.5 V at 175 °C
3. Applications
•
•
•
•
12 V Automotive systems
Motors, lamps and solenoid control
Transmission control
Ultra high performance power switching
4. Quick reference data
Table 1.
Symbol
V
DS
I
D
P
tot
R
DSon
Quick reference data
Parameter
drain-source voltage
drain current
total power dissipation
Conditions
T
j
≥ 25 °C; T
j
≤ 175 °C
V
GS
= 5 V; T
mb
= 25 °C;
Fig. 2
T
mb
= 25 °C;
Fig. 1
V
GS
= 5 V; I
D
= 10 A; T
j
= 25 °C;
Fig. 11
[1]
Min
-
-
-
Typ
-
-
-
Max
30
40
64
Unit
V
A
W
Static characteristics FET1 and FET2
drain-source on-state
resistance
gate-drain charge
-
4.7
5.8
mΩ
Dynamic characteristics FET1 and FET2
Q
GD
I
D
= 10 A; V
DS
= 24 V; V
GS
= 5 V;
T
j
= 25 °C;
Fig. 13; Fig. 14
[1]
Continuous current is limited by package
-
9.2
-
nC
Nexperia
BUK9K5R6-30E
Dual N-channel 30 V, 5.8 mΩ logic level MOSFET
5. Pinning information
Table 2.
Pin
1
2
3
4
5
6
7
8
Pinning information
Symbol Description
S1
G1
S2
G2
D2
D2
D1
D1
source1
gate1
source2
gate2
drain2
drain2
drain1
drain1
1
2
3
4
S1
G1
S2
G2
mbk725
Simplified outline
8
7
6
5
Graphic symbol
D1 D1
D2 D2
LFPAK56D (SOT1205)
6. Ordering information
Table 3.
Ordering information
Package
Name
BUK9K5R6-30E
LFPAK56D
Description
Plastic single ended surface mounted package
(LFPAK56D); 8 leads
Version
SOT1205
Type number
7. Marking
Table 4.
Marking codes
Marking code
95E630
Type number
BUK9K5R6-30E
8. Limiting values
Table 5.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
V
DS
V
DGR
V
GS
Parameter
drain-source voltage
drain-gate voltage
gate-source voltage
Conditions
T
j
≥ 25 °C; T
j
≤ 175 °C
R
GS
= 20 kΩ
T
j
≤ 175 °C; DC
T
j
≤ 175 °C; Pulsed
P
tot
I
D
total power dissipation
drain current
T
mb
= 25 °C;
Fig. 1
T
mb
= 25 °C; V
GS
= 5 V;
Fig. 2
T
mb
= 100 °C; V
GS
= 5 V;
Fig. 2
BUK9K5R6-30E
All information provided in this document is subject to legal disclaimers.
Min
-
-
-10
[1][2]
Max
30
30
10
15
64
40
40
Unit
V
V
V
V
W
A
A
2 / 13
-15
-
[3]
[3]
-
-
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
2 September 2015
Nexperia
BUK9K5R6-30E
Dual N-channel 30 V, 5.8 mΩ logic level MOSFET
Symbol
I
DM
T
stg
T
j
T
sld(M)
I
S
I
SM
E
DS(AL)S
Parameter
peak drain current
storage temperature
junction temperature
peak soldering temperature
Conditions
T
mb
= 25 °C; pulsed; t
p
≤ 10 µs;
Fig. 3
Min
-
-55
-55
-
Max
305
175
175
260
Unit
A
°C
°C
°C
Source-drain diode FET1 and FET2
source current
peak source current
T
mb
= 25 °C
pulsed; t
p
≤ 10 µs; T
mb
= 25 °C
I
D
= 40 A; V
sup
≤ 30 V; R
GS
= 50 Ω;
V
GS
= 5 V; T
j(init)
= 25 °C; unclamped;
Fig. 4
[1]
[2]
[3]
[4]
[5]
120
P
der
(%)
80
60
[3]
-
-
40
305
A
A
Avalanche Ruggedness FET1 and FET2
non-repetitive drain-source
avalanche energy
[4][5]
-
169
mJ
Accumulated Pulse duration up to 50 hours delivers zero defect ppm
Significantly longer life times are achieved by lowering T
j
and or V
GS
.
Continuous current is limited by package
Refer to application note AN10273 for further information
Single-pulse avalanche rating limited by maximum junction temperature of 175 °C
03aa16
I
D
(A)
100
003aak073
80
40
40
20
(1)
0
0
50
100
150
T
mb
(°C)
200
0
0
25
50
75
100
125
150 175
T
mb
(°C)
200
Fig. 1.
Normalized total power dissipation as a
function of mounting base temperature
(1) Capped at 40A due to package
Fig. 2.
Continuous drain current as a function of
mounting base temperature
BUK9K5R6-30E
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
2 September 2015
3 / 13
Nexperia
BUK9K5R6-30E
Dual N-channel 30 V, 5.8 mΩ logic level MOSFET
I
D
(A)
10
3
003aak072
Limit R
DSon
= V
DS
/ I
D
10
2
t
p
= 10 us
100 us
10
DC
1 ms
1
10 ms
100 ms
10
-1
10
-1
1
10
V
DS
(V)
10
2
Fig. 3.
Safe operating area; continuous and peak drain currents as a function of drain-source voltage
I
AL
(A)
10
2
003aak074
10
(1)
(2)
1
(3)
10
-1
10
-3
10
-2
10
-1
1
t
AL
(ms)
10
Fig. 4.
Avalanche rating; avalanche current as a function of avalanche time
9. Thermal characteristics
Table 6.
Symbol
R
th(j-mb)
Thermal characteristics
Parameter
thermal resistance
from junction to
mounting base
thermal resistance
from junction to
ambient
Conditions
Fig. 5
Min
-
Typ
-
Max
2.36
Unit
K/W
R
th(j-a)
Minimum footprint; mounted on a
printed circuit board
-
95
-
K/W
BUK9K5R6-30E
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
2 September 2015
4 / 13
Nexperia
BUK9K5R6-30E
Dual N-channel 30 V, 5.8 mΩ logic level MOSFET
Z
th(j-mb)
(K/W)
10
003aaj748
δ = 0.5
1
0.2
0.1
0.05
10
-1
0.02
single shot
t
p
10
-2
10
-6
10
-5
10
-4
10
-3
10
-2
10
-1
T
t
p
(s)
1
P
t
p
T
δ=
t
Fig. 5.
Transient thermal impedance from junction to mounting base as a function of pulse duration
10. Characteristics
Table 7.
Symbol
V
(BR)DSS
Characteristics
Parameter
drain-source
breakdown voltage
gate-source threshold
voltage
Conditions
I
D
= 250 µA; V
GS
= 0 V; T
j
= -55 °C
I
D
= 250 µA; V
GS
= 0 V; T
j
= 25 °C
I
D
= 1 mA; V
DS
= V
GS
; T
j
= 25 °C;
Fig. 9; Fig. 10
I
D
= 1 mA; V
DS
= V
GS
; T
j
= 175 °C;
Fig. 9
I
D
= 1 mA; V
DS
= V
GS
; T
j
= -55 °C;
Fig. 9
I
DSS
drain leakage current
V
DS
= 30 V; V
GS
= 0 V; T
j
= 25 °C
V
DS
= 30 V; V
GS
= 0 V; T
j
= 175 °C
I
GSS
gate leakage current
V
GS
= -10 V; V
DS
= 0 V; T
j
= 25 °C
V
GS
= 10 V; V
DS
= 0 V; T
j
= 25 °C
R
DSon
drain-source on-state
resistance
V
GS
= 5 V; I
D
= 10 A; T
j
= 25 °C;
Fig. 11
V
GS
= 5 V; I
D
= 10 A; T
j
= 175 °C;
Fig. 11; Fig. 12
V
GS
= 10 V; I
D
= 10 A; T
j
= 25 °C;
Fig. 11
Dynamic characteristics FET1 and FET2
Q
G(tot)
Q
GS
BUK9K5R6-30E
Min
27
30
1.4
0.5
-
-
-
-
-
-
-
-
Typ
-
-
1.7
-
-
0.02
-
2
2
4.7
8.9
3.9
Max
-
-
2.1
-
2.45
1
500
100
100
5.8
11
4.7
Unit
V
V
V
V
V
µA
µA
nA
nA
mΩ
mΩ
mΩ
Static characteristics FET1 and FET2
V
GS(th)
total gate charge
gate-source charge
I
D
= 10 A; V
DS
= 24 V; V
GS
= 5 V;
T
j
= 25 °C;
Fig. 13; Fig. 14
All information provided in this document is subject to legal disclaimers.
-
-
22.6
4.4
©
-
-
nC
nC
Nexperia B.V. 2017. All rights reserved
Product data sheet
2 September 2015
5 / 13
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
