DATASHEET
ISL9000A
Dual LDO with Low Noise, Very High PSRR and Low IQ
ISL9000A is a high performance dual LDO capable of sourcing
300mA current from each output. It has a low standby current
and very high PSRR and is stable with output capacitance of
1µF to 10µF with ESR of up to 200m.
The device integrates an individual Power-On-Reset (POR)
function for each output. The POR delay for VO2 can be
externally programmed by connecting a timing capacitor to the
CPOR pin. The POR delay for VO1 is internally fixed at
approximately 2ms. A reference bypass pin is also provided for
connecting a noise filtering capacitor for low noise and high-
PSRR applications.
The quiescent current is typically only 42µA with both LDO’s
enabled and active. Separate enable pins control each
individual LDO output. When both enable pins are low, the
device is in shutdown, typically drawing less than 0.1µA.
Several combinations of voltage outputs are standard. Output
voltage options for each LDO range from 1.5V to 3.3V. Other
output voltage options may be available upon request.
FN6391
Rev 3.00
October 15, 2015
Features
• Integrates two 300mA high performance LDOs
• Excellent transient response to large current steps
• ±1.8% accuracy over all operating conditions
• Excellent load regulation: < 0.1% voltage change across full
range of load current
• Low output noise: typically 30µV
RMS
@ 100µA (1.5V)
• Very high PSRR: 90dB @ 1kHz
• Extremely low quiescent current: 42µA (both LDOs active)
• Wide input voltage capability: 2.3V to 6.5V
• Low dropout voltage: typically 200mV @ 300mA
• Stable with 1µF to 10µF ceramic capacitors
• Separate enable and POR pins for each LDO
• Soft-start and staged turn-on to limit input current surge
during enable
• Current limit and overheat protection
• Tiny 10 Ld 3mmx3mm DFN package
• -40°C to +85°C operating temperature range
• Pb-free (RoHS compliant)
Applications
• PDAs, Cell Phones and Smart Phones
• Portable Instruments, MP3 Players
• Handheld Devices including Medical Handheld
ISL9000A
VIN (2.3 TO 6.5V)
1
ON
2
3
4
5
C1
C2
C3
VIN
EN1
EN2
CBYP
CPOR
VO1
VO2
POR2
POR1
GND
10
9
8
7
6
C4
C5
VO2 OK
VO2 TOO LOW
V
OUT1
OK
VO1 TOO LOW
VO1
VO2
RESET2
(200ms DELAY,
C3 = 0.01µF)
RESET1
(2ms DELAY)
ENABLE1
OFF ON
ENABLE2
OFF
C1, C4, C5: 1µF X5R CERAMIC CAPACITOR
C2: 0.1µF X7R CERAMIC CAPACITOR
C3: 0.01µF X7R CERAMIC CAPACITOR
FIGURE 1. TYPICAL APPLICATION
FN6391 Rev 3.00
October 15, 2015
Page 1 of 14
ISL9000A
Pin Configuration
ISL9000A
(10 LD 3X3 DFN)
TOP VIEW
VIN 1
EN1 2
EN2 3
CBYP 4
CPOR 5
10 VO1
9
8
7
6
VO2
POR2
POR1
GND
Pin Descriptions
PIN
NUMBER
1
2
3
4
PIN
NAME
VIN
EN1
EN2
CBYP
TYPE
Analog I/O
Low Voltage Compatible
CMOS Input
Low Voltage Compatible
CMOS Input
Analog I/O
DESCRIPTION
Supply Voltage/LDO Input:
Connect a 1µF, X5R ceramic capacitor to GND.
LDO-1 Enable.
LDO-2 Enable.
Reference Bypass Capacitor Pin:
Optionally connect capacitor of value 0.01µF to 1µF between this pin and GND to tune in the
desired noise and PSRR performance.
POR2 Delay Setting Capacitor Pin:
Connect a capacitor between this pin and GND to delay the POR2 output release after LDO-2
output reaches 94% of its specified voltage level. (200ms delay per 0.01µF).
GND is the connection to system ground. Connect to PCB Ground plane.
Open-drain POR Output for LDO-1 (active-low):
Internally connected to VO1 through 100k resistor.
Open-drain POR Output for LDO-2 (active-low):
Internally connected to VO2 through 100k resistor.
LDO-2 Output:
Connect capacitor of value 1µF to 10µF to GND (1µF recommended).
LDO-1 Output:
Connect capacitor of value 1µF to 10µF to GND (1µF recommended).
5
CPOR
Analog I/O
6
7
8
9
10
GND
POR1
POR2
VO2
VO1
Ground
Open Drain Output (1mA)
Open Drain Output (1mA)
Analog I/O
Analog I/O
FN6391 Rev 3.00
October 15, 2015
Page 3 of 14
ISL9000A
Ordering Information
PART NUMBER
(Notes 1, 3)
ISL9000AIRNNZ
ISL9000AIRNJZ
ISL9000AIRNFZ
ISL9000AIRNCZ (No longer available,
recommended replacement: ISL9000AIRNJZ)
ISL9000AIRMNZ
ISL9000AIRMMZ (No longer available,
recommended replacement: ISL9000AIRMGZ-T)
ISL9000AIRMGZ
ISL9000AIRLLZ
ISL9000AIRKNZ (No longer available,
recommended replacement: ISL9000AIRKCZ-T)
ISL9000AIRKKZ
ISL9000AIRKJZ
ISL9000AIRKFZ
ISL9000AIRKPZ (No longer available,
recommended replacement: ISL9000AIRKCZ-T)
ISL9000AIRKCZ
ISL9000AIRJNZ
ISL9000AIRJMZ (No longer available,
recommended replacement: ISL9000AIRJBZ-T)
ISL9000AIRJRZ (No longer available,
recommended replacement: ISL9000AIRJNZ-T)
ISL9000AIRJCZ (No longer available,
recommended replacement: ISL9000AIRJBZ-T)
ISL9000AIRJBZ
ISL9000AIRFJZ
ISL9000AIRFDZ
ISL9000AIRFCZ
ISL9000AIRCJZ
ISL9000AIRCCZ
NOTES:
1. Add “-T*” suffix for tape and reel. Please refer to
TB347
for details on reel specifications.
2. For other output voltages, contact Intersil Marketing.
3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte
tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil
Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
PART
MARKING
DEYA
DEWA
DEVA
DETA
DESA
DERA
DEPA
DENA
DELA
DEKA
DEJA
DEHA
DEMA
DEGA
DEEA
DEDA
DEFA
DECA
DEBA
DDVA
DDTA
DDSA
DDRA
DDPA
VO1 VOLTAGE
(V) (Note 2)
3.3
3.3
3.3
3.3
3.0
3.0
3.0
2.9
2.85
2.85
2.85
2.85
2.85
2.85
2.8
2.8
2.8
2.8
2.8
2.5
2.5
2.5
1.8
1.8
VO2 VOLTAGE
(V) (Note 2)
3.3
2.8
2.5
1.8
3.3
3.0
2.7
2.9
3.3
2.85
2.8
2.5
1.85
1.8
3.3
3.0
2.6
1.8
1.5
2.8
2.0
1.8
2.8
1.8
TEMP RANGE
(°C)
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
PACKAGE
(Pb-Free)
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
10 Ld 3x3 DFN
PKG
DWG. #
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
L10.3x3C
FN6391 Rev 3.00
October 15, 2015
Page 4 of 14
国产芯片交流
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
