电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT1602BI-73-18E-10.000000G

产品描述-40 TO 85C, 2016, 50PPM, 1.8V, 1
产品类别无源元件   
文件大小975KB,共17页
制造商SiTime
标准
下载文档 全文预览

SIT1602BI-73-18E-10.000000G概述

-40 TO 85C, 2016, 50PPM, 1.8V, 1

文档预览

下载PDF文档
SiT1602B
Low Power, Standard Frequency Oscillator
Features
Applications
52 standard frequencies between 3.57 MHz and 77.76 MHz
100% pin-to-pin drop-in replacement to quartz-based XO
Excellent total frequency stability as low as ±20 ppm
Operating temperature from -40°C to 85°C. For 125°C and/or
-55°C options, refer to
SiT1618, SiT8918, SiT8920
Low power consumption of 3.5 mA typical at 1.8V
Standby mode for longer battery life
Fast startup time of 5 ms
LVCMOS/HCMOS compatible output
Industry-standard packages: 2.0 x 1.6, 2.5 x 2.0, 3.2 x 2.5,
5.0 x 3.2, 7.0 x 5.0 mm x mm
Instant samples with
Time Machine II
and
Field Programmable
Oscillators
Ideal for DSC, DVC, DVR, IP CAM, Tablets, e-Books,
SSD, GPON, EPON, etc
Ideal for high-speed serial protocols such as: USB,
SATA, SAS, Firewire, 100M / 1G / 10G Ethernet, etc.
RoHS and REACH compliant, Pb-free, Halogen-free and
Antimony-free
For AEC-Q100 oscillators, refer to
SiT8924
and
SiT8925
Electrical Characteristics
All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise
stated. Typical values are at 25°C and nominal supply voltage.
Table 1. Electrical Characteristics
Parameters
Output Frequency Range
Symbol
f
Min.
Typ.
Max.
Unit
Condition
Refer to
Table 13
for the exact list of supported frequencies
Frequency Range
52 standard frequencies between
MHz
3.57 MHz and 77.76 MHz
-20
-25
-50
-20
-40
1.62
2.25
2.52
2.7
2.97
2.25
45
90%
Frequency Stability
F_stab
Frequency Stability and Aging
+20
ppm
Inclusive of initial tolerance at 25°C, 1st year aging at 25°C,
and variations over operating temperature, rated power
+25
ppm
supply voltage and load.
+50
ppm
Operating Temperature Range
+70
°C
Extended Commercial
+85
°C
Industrial
Supply Voltage and Current Consumption
1.8
1.98
V
Contact
SiTime
for 1.5V support
2.5
2.75
V
2.8
3.08
V
3.0
3.3
V
3.3
3.63
V
3.63
V
3.8
4.5
mA
No load condition, f = 20 MHz, Vdd = 2.8V to 3.3V
3.7
4.2
mA
No load condition, f = 20 MHz, Vdd = 2.5V
3.5
4.1
mA
No load condition, f = 20 MHz, Vdd = 1.8V
4.2
mA
Vdd = 2.5V to 3.3V, OE = GND, Output in high-Z state
4.0
mA
Vdd = 1.8 V. OE = GND, Output in high-Z state
2.6
4.3
ST = GND, Vdd = 2.8V to 3.3V, Output is weakly pulled down
̅ ̅̅
A
1.4
2.5
ST = GND, Vdd = 2.5V, Output is weakly pulled down
̅ ̅̅
A
0.6
1.3
ST = GND, Vdd = 1.8V, Output is weakly pulled down
̅ ̅̅
A
LVCMOS Output Characteristics
1
1.3
55
2
2.5
2
%
ns
ns
ns
Vdd
All Vdds. See Duty Cycle definition in
Figure 3
and
Footnote 6
Vdd = 2.5V, 2.8V, 3.0V or 3.3V, 20% - 80%
Vdd =1.8V, 20% - 80%
Vdd = 2.25V - 3.63V, 20% - 80%
IOH = -4 mA (Vdd = 3.0V or 3.3V)
IOH = -3 mA (Vdd = 2.8V and Vdd = 2.5V)
IOH = -2 mA (Vdd = 1.8V)
IOL = 4 mA (Vdd = 3.0V or 3.3V)
IOL = 3 mA (Vdd = 2.8V and Vdd = 2.5V)
IOL = 2 mA (Vdd = 1.8V)
Operating Temperature Range
T_use
Supply Voltage
Vdd
Current Consumption
Idd
OE Disable Current
Standby Current
I_OD
I_std
Duty Cycle
Rise/Fall Time
DC
Tr, Tf
Output High Voltage
VOH
Output Low Voltage
VOL
10%
Vdd
Rev 1.04
January 30, 2018
www.sitime.com
高精度液位控制之AD8221精密仪器放大器-总结
这次由于种种原因没能按时完成任务,很遗憾的和大奖擦肩而过,不过这次我也看到了很多高手做的东西,创意和思想真的很好,自己还有很多地方需要学习。正文如下: 高精度液位水箱控制实验系统, ......
fxw451 ADI 工业技术
并网逆变器 输出电流 在波峰处削平了
130599 如上图,ch2 (蓝色)为并网逆变器输出电路波形, 逆变器是 采用变压器隔离的并网逆变器 拓扑结构 :单相全桥 滤波器与电网之间的通过滤波电感连接; 逆变输出 是电流输出,控制对 ......
tsaiwin 电源技术
祝坑爹的大学食堂中秋快乐
近日有消息称河南上千位个别同学打砸学校食堂和小卖部——真是大快人心啊。咱校食堂如同中国绝大多数食堂一样,让人无力吐槽。今早跑到食堂要饭,香肠又短了一截,黄豆煮骨头又没肉了。继上学期 ......
fghdzb 聊聊、笑笑、闹闹
平头哥RVB2601开源应用创新征集活动颁奖礼,感谢与国芯生态成长一路同行的你们
活动详情:点此了解 首先,感谢所有参与和支持平头哥RVB2601开源应用创新征集活动的你们,包括活动的参与者以及平头哥技术支持工程师,还有我们可爱的评委们。感谢与国芯生态成长一路同行的 ......
EEWORLD社区 玄铁RISC-V活动专区
关于nios的问题,请高手指点
使用Nios时出现如下问题 No Nios II target connection paths were located.Check connections and that a Nios II .sof is downloaded.点击refresh connection,也没有反应???...
wanyi223 FPGA/CPLD
请教:时序分析警告的1个警告
请教:时序分析警告的1个警告 做时序分析的时候,只有一条路径不满足: -0.044 ns 99.56 MHz ( period = 10.044 ns ) 。。。。。。。。 再约束的话效果反而越来越差,我想知道,这样能否 ......
psd0208 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 923  1945  1049  2530  83  28  9  13  45  46 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved