PLF2224,PLF2224 pdf中文资料,PLF2224引脚图,PLF2224电路-Datasheet-电子工程世界

Datasheet> 器件分类 > PLF2224

文档预览

PLF2224: 产品描述24 + 2G Switch on a Chip with Embedded Memory; 文件大小489KB，共2页; 制造商Infineon(英飞凌); 官网地址http://www.infineon.com/

下载文档全文预览

PLF2224概述

24 + 2G Switch on a Chip with Embedded Memory

文档预览

下载PDF文档

全文
预览

Inﬁneon’s PLB2224 is a highly integrated Layer 2+

switch-on-a-chip with twenty-four 10/100 Mbps and

two 10/100/1000 Mbps Ethernet ports. The PLB2224

provides wire-speed, full-duplex switching capability

on all ports. On-chip memory for packet buffers and

address tables eliminate the need for external memory

resulting in smaller PCB real estate and lower power

consumption.

The PLB2224 features support unmanaged, minimally

managed (Smart), and fully managed Layer-2 switch

conﬁgurations. The Gigabit ports can be used to daisy

chain multiple devices in a system providing even

higher port counts for medium to large ofﬁce buildings

and multi-tenant, multi-dwelling units where power

and space are at a premium. The high level of integra-

tion in PLB2224 allows for design of systems with

fewer components and a low bill of material.

R O D U C T

R I E F

Features

■

24 + 2G Single Chip Switch

On-chip Memory for Packet Buffer

and Address Tables. No External

Memory Required.

- 12 Mb of embedded DRAM for

Packets, for up to 1,000 Packets

- Up to 8K MAC Address Entries

with Auto Learning and Aging

Supported Switch Configurations

- Fixed – Either 24 + 2G,

48 or 48 + 2G

- Stack – Up to 7 devices per stack

(168 + 2G). Stack controlled

using I

C Interface

L2 Switching with L2+ Packet

Processing

- Generic Pattern Recognition

Engine with 16 User

Programmable Patterns. Search

for Pattern Match within first 64B

of packet data.

- Can be used to detect

Control Packets such as

IGMP (IP Multicast) and

GVRP (VLAN Membership).

- Lookup Results Used to Filter

and/or Monitor Packets,

Change Forwarding Scope,

Modify Queue Assignment,

and Collect Statistics.

■

Wire-Speed Performance on All

Ports

- Fast Ethernet Ports Support

10/100 Mbps

- Gigabit Ethernet Ports Support

10/100/1000 Mbps

- Half/Full Duplex Support on

All Ports at 10/100 Mbps,

Full Duplex at 1000 Mbps

- Auto-negotiation Support for

All Ports

- 802.3x compliant Flow Control

on Full Duplex Ports,

Congestion-based Flow Control

on Half Duplex Ports

Statistics Counters for

SNMP MIB II & RMON1 MIB

Port Monitoring

PLB2224

■

Advanced Queuing and

Scheduling for QoS - IEEE 802.1p

Compliant

- 2 Queues per Port Supporting

Strict Priority and Weighted Fair

Queue (WFQ) Scheduling

Interfaces

■

SMII for Fast Ethernet Ports

MII/GMII/TBI for Gigabit Ethernet

Ports

32-Bit, 33 MHz PCI or Generic

Interface for External CPU

C Interface for Configuration

EEPROM and Optional

CPU Connection.

Simple Interface for Status LEDs.

Supported Standards

■

Other

■

Bridging - IEEE 802.1D Compliant

with Support for Spanning Tree

VLAN - IEEE 802.1Q Compliant

- Up to 1K Active VLANs

- Port or Tag based

Link Aggregation - IEEE 802.3ad

Compliant

- 2/4/8 FE Ports or 2 GE Ports per

Trunk. Multiple Trunks per

Device. Support for Resiliency

Power Consumption less than

3 W.

1.8 V, 0.18

Logic Process with

Embedded DRAM, 3.3 V Tolerant

I/Os.

Package

Plastic BGA-272

Type

PLB2224

P L B 2 2 2 4

24 + 2G Switch on a Chip

with Embedded Memory

N e v e r

s t o p

t h i n k i n g .

PLF2224

PLF2224概述

文档预览

推荐资源