Electronics, Inc.
2590 North First Street, San Jose, CA 95131, U.S.A.
Tel: 408-732-5000
Fax: 408-732-5055
http://www.atpinc.com
Rev
. Date:
Jan. 22, 2016
ATP A4G08QA8BNPBSE
8GB DDR4-2133 UNBUFFERED NON-ECC SODIMM
DESCRIPTION
The ATP A4G08QA8BNPBSE is a high performance 8GB DDR4-2133 Unbuffered NON-ECC SDRAM
memory module. It is organized as 1024M x 64 in a 260-pin Small Outline Dual-In-Line Memory Module
(SODIMM) package. The module utilizes eight 1024Mx8 DDR4 SDRAMs in FBGA package. The module
consists of a 512-byte serial EEPROM, which contains the module configuration information.
KEY FEATURES
High Density: 8GB (1024M x 64)
DIMM Rank: 1 Rank
Cycle Time: 0.93ns (1067MHz)
CAS Latency: 15
Power supply: V
DD
=1.2V ± 0.06V
V
PP
=2.5V± 0.125V
V
DDSPD
=2.2V~3.6V
Nominal and dynamic on-die termination(ODT) for data, strobe, and mask signals
Low-power auto self refresh (LPASR)
Data bus inversion(DBI) for data bus
16 internal banks(x8); 4 groups of 4 banks each
Internal self calibration through ZQ
Temperature controlled refresh (TCR)
Asynchronous Reset
7.8
s
refresh interval at lower than T
CASE
85°C, 3.9s refresh interval at 85°C < T
CASE
< 95 °C
Support address and command signals parity function
Selectable BC4 or BL8 on-the fly(OTF)
Dynamic On Die Termination
Fly-by topology
Full module heat spreader
PCB Height: 1.18 inches(30mm)
Minimum
Thickness of Golden Finger: 30 Micro-inch
RoHS compliant
Part No.
A4G08QA8BNPBSE
Max Freq
1067MHz (0.93ns@CL=15) x2
Interface
POD12
Your Ultimate Memory Solution!
Page 1 of 11
ATP A4G08QA8BNPBSE
PIN DESCRIPTION
Pin Name
A0~A16
A10/AP
A12/BC_n
BA0,BA1
BG0,BG1
RAS_n
CAS_n
WE_n
CS0_n
CK0_t
CK0_c
CKE0
C0~C2
ODT0
ACT_n
DQ0~DQ63
DQS0_t~DQS7_t
DQS0_c~DQS7_c
DQM0 ~DQM7
SCL
SDA
SA0~SA2
PARITY
VDD
VPP
VREFCA
VSS
VDDSPD
ALERT_n
RESET_n
EVENT_n
VTT
VDDQ
ZQ
NC
NF
RFU
Description
Address Inputs
Address Input/Auto precharge
Address Input/Burst chop
SDRAM Bank Address
Bank group address inputs
Row address strobe input
Column address strobe input
Write enable input
Chip Selects
Clock Inputs, positive line
Clock Inputs, negative line
Clock Enables
Chip ID
On-die termination control lines input
Command input: ACT_n indicates an ACTIVATE command.
Data Input /Output
Data strobes
Data strobes, negative line
Data Mask
Serial clock for temperature sensor/SPD EEPROM
SPD Data Input /Output
Serial address inputs
Parity for command and address
Power supply
DRAM activating power supply
Reference voltage for control, command, and address pins.
Ground
SPD Power
Alert output
Active LOW asynchronous reset
Temperature sensor Event Output
SDRAM I/O termination supply
DRAM DQ power supply
Reference ball for ZQ calibration
No Connect
No function
Reserved for future use
Your Ultimate Memory Solution!
2590 North First Street, San Jose, CA 95131, USA. http://www.atpinc.com
Tel. (408) 732-5000 Fax (408) 732-5055
Page 2 of 11
ATP A4G08QA8BNPBSE
PIN ASSIGNMENT
No.
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59
61
63
65
67
69
71
73
75
77
Designation
VSS
DQ5
VSS
DQ1
VSS
DQS0_c
DQS0_t
VSS
DQ7
VSS
DQ3
VSS
DQ13
VSS
DQ9
VSS
DQM1
VSS
DQ15
VSS
DQ10
VSS
DQ21
VSS
DQ17
VSS
DQS2_c
DQS2_t
VSS
DQ23
VSS
DQ19
VSS
DQ29
VSS
DQ25
VSS
DQM3
VSS
No.
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
Designation
VSS
DQ4
VSS
DQ0
VSS
DQM0
VSS
DQ6
VSS
DQ2
VSS
DQ12
VSS
DQ8
VSS
DQS1_c
DQS1_t
VSS
DQ14
VSS
DQ11
VSS
DQ20
VSS
DQ16
VSS
DQM2
VSS
DQ22
VSS
DQ18
VSS
DQ28
VSS
DQ24
VSS
DQS3_c
DQS3_t
VSS
No.
133
135
137
139
141
143
Designation
A1
VDD
CK0_t
CK0_c
VDD
PARITY
No.
134
136
138
140
142
144
KEY
Designation
EVENT_n
VDD
CK1_t
CK1_c
VDD
A0
145
147
149
151
153
155
157
159
161
163
165
167
169
171
173
175
177
179
181
183
185
187
189
191
193
195
197
199
201
203
205
207
BA1
VDD
CS0_n
WE_n /A14
VDD
ODT0
CS1_n
VDD
ODT1
VDD
NC,CS3_c,C1
VSS
DQ37
VSS
DQ33
VSS
DQS4_c
DQS4_t
VSS
DQ38
VSS
DQ34
VSS
DQ44
VSS
DQ40
VSS
DQM5
VSS
DQ46
VSS
DQ42
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
A10/AP
VDD
BA0
RAS_n/A16
VDD
CAS_n/A15
A13
VDD
C0,CS2_n,NC
VREFCA
SA2
VSS
DQ36
VSS
DQ32
VSS
DQM4
VSS
DQ39
VSS
DQ35
VSS
DQ45
VSS
DQ41
VSS
DQS5_c
DQS5_t
VSS
DQ47
VSS
DQ43
Your Ultimate Memory Solution!
2590 North First Street, San Jose, CA 95131, USA. http://www.atpinc.com
Tel. (408) 732-5000 Fax (408) 732-5055
Page 3 of 11
ATP A4G08QA8BNPBSE
No.
79
81
83
85
87
89
91
93
95
97
99
101
103
105
107
109
111
113
115
117
119
121
123
125
127
129
131
Note:
1. VPP is 2.5V DC
Designation
DQ30
VSS
DQ26
VSS
NC
VSS
NC
VSS
NC
NC
VSS
NC
VSS
NC
VSS
CKE0
VDD
BG1
BG0
VDD
A12/BC_n
A9
VDD
A8
A6
VDD
A3
No.
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
Designation
DQ31
VSS
DQ27
VSS
NC
VSS
NC
VSS
NC
VSS
NC
VSS
NC
VSS
RESET_n
CKE1
VDD
ACT_n
ALERT_n
VDD
A11
A7
VDD
A5
A4
VDD
A2
No.
209
211
213
215
217
219
221
223
225
227
229
231
233
235
237
239
241
243
245
247
249
251
253
255
257
259
Designation
VSS
DQ52
VSS
DQ49
VSS
DQS6_c
DQS6_t
VSS
DQ55
VSS
DQ51
VSS
DQ61
VSS
DQ56
VSS
DQM7
VSS
DQ62
VSS
DQ58
VSS
SCL
VDDSPD
VPP
VPP
No.
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
Designation
VSS
DQ53
VSS
DQ48
VSS
DQM6
VSS
DQ54
VSS
DQ50
VSS
DQ60
VSS
DQ57
VSS
DQS7_c
DQS7_t
VSS
DQ63
VSS
DQ59
VSS
SDA
SA0
VTT
SA1
Your Ultimate Memory Solution!
2590 North First Street, San Jose, CA 95131, USA. http://www.atpinc.com
Tel. (408) 732-5000 Fax (408) 732-5055
Page 4 of 11
ATP A4G08QA8BNPBSE
FUNCTIONAL BLOCK DIAGRAM (PART1 OF 2)
Your Ultimate Memory Solution!
2590 North First Street, San Jose, CA 95131, USA. http://www.atpinc.com
Tel. (408) 732-5000 Fax (408) 732-5055
Page 5 of 11
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
