Jitter Attenuator & FemtoClock NG Multiplier
®
ICS810N252I-02
DATA SHEET
General Description
The ICS810N252I-02 device uses IDT's fourth generation
FemtoClock
®
NG technology for optimal high clock frequency and
low phase noise performance, combined with a low power
consumption and high power supply noise rejection. The
ICS810N252I-02 is a PLL based synchronous multiplier that is
optimized for PDH or SONET to Ethernet clock jitter attenuation and
frequency translation.
The ICS810N252I-02 contains two internal frequency multiplication
stages that are cascaded in series. The first stage is a jitter
attenuator, capable of jitter attenuation down to 10Hz using the
external loop filter. The second stage is a FemtoClock NG
®
frequency multiplier that provides the low jitter, high frequency
Ethernet output clock that easily meets Gigabit and 10 Gigabit
Ethernet jitter requirements. Pre-divider and output divider
multiplication ratios are selected using device selection control pins.
The multiplication ratios are optimized to support most common
clock rates used in PDH, SONET and Ethernet applications. The
device requires the use of an external, inexpensive fundamental
mode 27MHz crystal. The device is packaged in a space-saving
32-VFQFN package and supports industrial temperature range.
Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Fourth generation FemtoClock® NG technology
Two single-ended LVCMOS/LVTTL outputs
Each output supports independent frequency selection at 25MHz,
125MHz, 156.25MHz and 312.5MHz
Two differential inputs support the following input types: LVPECL,
LVDS, LVHSTL, HCSL
Accepts input frequencies from 8kHz to 155.52MHz including
8kHz, 1.544MHz, 2.048MHz, 19.44MHz, 25MHz, 77.76MHz,
125MHz and 155.52MHz
Crystal interface designed for a 27MHz crystal
Attenuates the phase jitter of the input clock by using a low-cost
fundamental mode crystal
Customized settings for jitter attenuation and reference tracking
using an external loop filter connection
FemtoClock NG frequency multiplier provides low jitter, high
frequency output
Absolute pull range: ±50ppm
Power supply noise ratio (PSNR): -85dB
FemtoClock NG VCO frequency: 625MHz
RMS phase jitter @ 125MHz, using a 27MHz crystal
(12kHz – 20MHz): 0.67ps (typical)
3.3V supply voltage
-40°C to 85°C ambient operating temperature
Available in lead-free (RoHS 6) package
Pin Assignment
XTAL_OUT
XTAL_IN
nCLK0
CLK0
V
DD
nCLK1
CLK1
V
DDX
32 31 30 29 28 27 26 25
LF1
LF0
1
2
24
GND
23 nc
22
21
QB
V
DDO
ISET 3
GND 4
CLK_SEL
V
DD
5
6
20 nc
19 QA
18
17
9
PDSEL_2
RESERVED 7
GND 8
10 11 12 13 14 15 16
ODBSEL_1
ODBSEL_0
ODASEL_1
PDSEL_1
PDSEL_0
V
DD
V
DDA
GND
ODASEL_0
ICS810N252I-02
32 Lead VFQFN
5mm x 5mm x 0.925mm package body
3.15mm x 3.15mm ePad size
K Package
Top View
ICS810N252CKI-02 REVISION A MAY 31, 2013
1
©2013 Integrated Device Technology, Inc.
ICS810N252I-02 Data Sheet
JITTER ATTENUATOR & FEMTOCLOCK NG
®
MULTIPLIER
Pin Description and Pin Characteristic Tables
Table 1. Pin Descriptions
Number
1, 2
3
4, 8, 18, 24
5
6, 12, 27
7
9,
10,
11
13
14,
15
16,
17
19
20, 23
21
22
25
26
28
29
30,
31
32
Name
LF1, LF0
ISET
GND
CLK_SEL
V
DD
RESERVED
PDSEL_2,
PDSEL_1,
PDSEL_0
V
DDA
ODBSEL_1,
ODBSEL_0
ODASEL_1,
ODASEL_0
QA
nc
V
DDO
QB
nCLK1
CLK1
nCLK0
CLK0
XTAL_OUT,
XTAL_IN
V
DDX
Type
Analog
Input/Output
Analog
Input/Output
Power
Input
Power
Reserve
Input
Power
Input
Input
Output
Unused
Power
Output
Input
Input
Input
Input
Input
Power
Pullup/
Pulldown
Pulldown
Pullup/
Pulldown
Pulldown
Pulldown
Pulldown
Pullup
Pulldown
Description
Loop filter connection node pins. LF0 is the output. LF1 is the input.
Charge pump current setting pin.
Power supply ground.
Input clock select. When HIGH selects CLK1, nCLK1. When LOW, selects
CLK0, nCLK0. LVCMOS / LVTTL interface levels.
Core supply pins.
Reserved pin.
Pre-divider select pins. LVCMOS/LVTTL interface levels. See Table 3A.
Analog supply pin.
Frequency select pins for Bank B output. See Table 3B.
LVCMOS/LVTTL interface levels.
Frequency select pins for Bank A output. See Table 3B.
LVCMOS/LVTTL interface levels.
Single-ended Bank A clock output. LVCMOS/LVTTL interface levels.
No connect.
Output supply pin.
Single-ended Bank B clock output. LVCMOS/LVTTL interface levels.
Inverting differential clock input. V
DD
/2 bias voltage when left floating.
Non-inverting differential clock input.
Inverting differential clock input. V
DD
/2 bias voltage when left floating.
Non-inverting differential clock input.
Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.
Power supply pin for crystal oscillator.
NOTE:
Pullup and Pulldown
refer to internal input resistors. See Table 2,
Pin Characteristics,
for typical values.
ICS810N252CKI-02 REVISION A MAY 31, 2013
3
©2013 Integrated Device Technology, Inc.
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
