defining a degree of excellence
TRIPLE LINE LEADING EDGE CONTROL
LOW VOLTAGE DELAY MODULES
.300
.375
.350
.300
7
.285 Max
Vcc 8
In 1
.10 Typ
.50 Max
.22 Max
.018
Coplanarity + .002
.015
.004
4
o
Cat 37-R0
bel
2
6
3
5
.325
(DC)
(P/N)
bel
.10 Typ
*
(DC)
(P/N)
.285 Max
Gnd 4
.50 Max
.23 Max
.012
.008
.012
.008
.030
100
o
90
o
.20 Max
.015 Min
.045
.12 Min
.018
Part Numbers
SMD
Thru-Hole
Time
Delay
5 ns
7 ns
10 ns
12 ns
15 ns
17 ns
20 ns
25 ns
30 ns
35 ns
40 ns
45 ns
50 ns
Tolerance
+ 1.0 ns
+ 1.0 ns
+ 1.5 ns
+ 1.5 ns
+ 1.5 ns
+ 1.5 ns
+ 1.5 ns
+ 1.5 ns
+ 2.0 ns
+ 2.0 ns
+ 2.0 ns
+ 2.0 ns
+ 2.5 ns
Rise
Time
3 ns
3 ns
3 ns
3 ns
3 ns
3 ns
3 ns
3 ns
3 ns
3 ns
4 ns
4 ns
4 ns
Vcc
Vih
Vil
Iik
Ioh
Iol
Voh
Vol
Vik
Iih
Iil
Icch
Iccl
Ta
PW
d
Tc
Ein
Trin
PW
PP
Iccl
Vcc
Test Conditions @ 25
o
C
Pulse Voltag
Rise Time
Pulse Width
Pulse Period
Supply Current
Supply Voltage
3.0 Volts
3.0 ns (10%-90%)
1.2 x Total Delay
4 x Pulse Width
35 ma Typical
3.3 Volts
S473-0005-A3 A473-0005-A3
S473-0007-A3 A473-0007-A3
S473-0010-A3 A473-0010-A3
S473-0012-A3 A473-0012-A3
S473-0015-A3 A473-0015-A3
S473-0017-A3 A473-0017-A3
S473-0020-A3 A473-0020-A3
S473-0025-A3 A473-0025-A3
S473-0030-A3 A473-0030-A3
S473-0035-A3 A473-0035-A3
S473-0040-A3 A473-0040-A3
S473-0045-A3 A473-0045-A3
S473-0050-A3 A473-0050-A3
Electrical Characteristics
Supply Voltage
Logic 1 Input Voltage
Logic 0 Input Voltage
Input Clamp Current
Logic 1 Output Current
Logic 0 Output Current
Logic 1 Output Voltage
Logic 0 Output voltage
Input Clamp Voltage
Logic 1 Input Current
Logic 0 Input Current
Logic 1 Supply Current
Logic 0 Supply Current
Operating Free Air Temperature
Min. Input Pulse Width of Total Delay
Maximum Duty Cycle
Min.
3.0
2.4
Max.
3.6
0.8
-20
20
-20
2.9
0.1
-0.5
1
-1
10
40
70
o
50
Units
V
V
V
ma
ma
ma
V
V
V
ua
ua
ma
ma
C
%
%
Tolerances
Input to Output + 5% , Unless otherwise specified
Delays measured @ 1.5 V levels on Leading Edge only
with 15pf loads on Outputs
Rise and Fall Times measured from 0.75 V to 2.4 V levels
0
o
100
Drive Capabilities
Nh Logic 1 Fanout
Nl
Logic 0 Fanout
-
-
10 LSTTL Loads Max.
10 LSTTL Loads Max.
Temp. Coeff. of Total Delay (TD) 100 + (25000/TD) PPM/
O
C
Notes
Transfer molded for better reliability
Compatible with TTL & DTL circuits
Terminals: Electro-Tin plate phosphor bronze
Performance warranty is limited to specified parameters listed
SMD - Tape & Reel available:
24mm Wide x 12mm Pitch, 750 pieces per 13" reel
Recommended Temperature Profile
300
o
C
200
o
C
100
o
C
Temp.
Infra Red
225
o
C Max Temp.
> 185
o
C
for 90 Seconds Max
0
2
4
6
Ti m e i n M i n u t e s
8
Other Delays and Tolerances Available
Consult Sales
Specifications subject to change without notice.
Corporate Office
Bel Fuse Inc.
198 Van Vorst Street, Jersey City, NJ 07302-4496
Tel: 201-432-0463
Fax: 201-432-9542
E-Mail: BelFuse@belfuse.com
Internet: http://www.belfuse.com
Far East Office
Bel Fuse Ltd.
8F/8 Luk Hop Street
San Po Kong
Kowloon, Hong Kong
Tel: 852-2328-5515
Fax: 852-2352-3706
European Office
Bel Fuse Europe Ltd.
Preston Technology Management Centre
Marsh Lane, Preston PR1 8UD
Lancashire, U.K.
Tel: 44-1772-556601
Fax: 44-1772-888366
27
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
