Datasheet> 器件分类 > 半导体> 可编程逻辑器件> LCMXO3L-1300E-6MG256C

LCMXO3L-1300E-6MG256C: 产品描述IC FPGA 206 I/O 256CSFBGA; 产品类别半导体可编程逻辑器件; 文件大小2MB，共93页; 制造商Lattice(莱迪斯); 官网地址http://www.latticesemi.com; 标准

下载文档详细参数全文预览

LCMXO3L-1300E-6MG256C在线购买

供应商	器件名称	价格	最低购买	库存
	LCMXO3L-1300E-6MG256C	-	-	点击查看	点击购买

LCMXO3L-1300E-6MG256C概述

IC FPGA 206 I/O 256CSFBGA

LCMXO3L-1300E-6MG256C规格参数

参数名称	属性值
LAB/CLB 数	160
逻辑元件/单元数	1280
总 RAM 位数	65536
I/O 数	206
电压 - 电源	1.14 V ~ 1.26 V
安装类型	表面贴装
工作温度	0°C ~ 85°C（TJ）
封装/外壳	256-VFBGA
供应商器件封装	256-CSFBGA（9x9）

文档预览

下载PDF文档

全文
预览

MachXO3 Family

Data Sheet

FPGA-DS-02032-2.3

November 2018

MachXO3 Family

Data Sheet

Contents

Acronyms in This Document .................................................................................................................................................6

1. Introduction ..................................................................................................................................................................7

1.1.

Features...............................................................................................................................................................8

1.1.1. Solutions .........................................................................................................................................................8

1.1.2. Flexible Architecture .......................................................................................................................................8

1.1.3. Advanced Packaging .......................................................................................................................................8

1.1.4. Pre-Engineered Source Synchronous I/O ........................................................................................................8

1.1.5. High Performance, Flexible I/O Buffer ............................................................................................................8

1.1.6. Flexible On-Chip Clocking................................................................................................................................8

1.1.7. Non-volatile, Multi-time Programmable.........................................................................................................8

1.1.8. TransFR Reconfiguration .................................................................................................................................8

1.1.9. Enhanced System Level Support .....................................................................................................................8

1.1.10.

Applications ................................................................................................................................................8

1.1.11.

Low Cost Migration Path ............................................................................................................................8

2. Architecture ................................................................................................................................................................10

2.1.

Architecture Overview ......................................................................................................................................10

2.2.

PFU Blocks .........................................................................................................................................................12

2.2.1. Slices .............................................................................................................................................................12

2.2.2. Modes of Operation ......................................................................................................................................14

2.2.3. RAM Mode ....................................................................................................................................................14

2.2.4. ROM Mode ....................................................................................................................................................14

2.3.

Routing ..............................................................................................................................................................15

2.4.

Clock/Control Distribution Network...................................................................................................................15

2.4.1. sysCLOCK Phase Locked Loops (PLLs) ...........................................................................................................17

2.5.

sysMEM Embedded Block RAM Memory ..........................................................................................................20

2.5.1. sysMEM Memory Block ................................................................................................................................20

2.5.2. Bus Size Matching .........................................................................................................................................20

2.5.3. RAM Initialization and ROM Operation ........................................................................................................20

2.5.4. Memory Cascading .......................................................................................................................................20

2.5.5. Single, Dual, Pseudo-Dual Port and FIFO Modes ..........................................................................................21

2.5.6. FIFO Configuration ........................................................................................................................................22

2.5.7. Memory Core Reset ......................................................................................................................................22

2.5.8. EBR Asynchronous Reset ..............................................................................................................................23

2.6.

Programmable I/O Cells (PIC) ............................................................................................................................24

2.7.

PIO .....................................................................................................................................................................26

2.7.1. Input Register Block ......................................................................................................................................26

2.7.2. Output Register Block ...................................................................................................................................26

2.7.3. Tri-state Register Block .................................................................................................................................27

2.8.

Input Gearbox ...................................................................................................................................................27

2.9.

Output Gearbox.................................................................................................................................................29

2.10. sysI/O Buffer ......................................................................................................................................................31

2.10.1.

Typical I/O Behavior during Power-up .....................................................................................................31

2.10.2.

Supported Standards ................................................................................................................................31

2.10.3.

sysI/O Buffer Banks...................................................................................................................................33

2.11. Hot Socketing ....................................................................................................................................................34

2.12. On-chip Oscillator ..............................................................................................................................................34

2.13. Embedded Hardened IP Functions ....................................................................................................................35

2.13.1.

Hardened I

C IP Core ................................................................................................................................35

2.13.2.

Hardened SPI IP Core ................................................................................................................................36

2.13.3.

Hardened Timer/Counter .........................................................................................................................38

2.14. User Flash Memory (UFM) ................................................................................................................................39

2.15. Standby Mode and Power Saving Options ........................................................................................................39

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

MachXO3 Family

Data Sheet

2.16. Power On Reset ................................................................................................................................................. 40

2.17. Configuration and Testing ................................................................................................................................. 41

2.17.1.

IEEE 1149.1-Compliant Boundary Scan Testability ................................................................................... 41

2.17.2.

Device Configuration ................................................................................................................................ 41

2.18. TraceID .............................................................................................................................................................. 43

2.19. Density Shifting ................................................................................................................................................. 43

3. DC and Switching Characteristics ............................................................................................................................... 44

3.1.

Absolute Maximum Rating ................................................................................................................................ 44

3.2.

Recommended Operating Conditions ............................................................................................................... 44

3.3.

Power Supply Ramp Rates ................................................................................................................................ 44

3.4.

Power-On-Reset Voltage Levels ........................................................................................................................ 45

3.5.

Hot Socketing Specifications ............................................................................................................................. 45

3.6.

Programming/Erase Specifications ................................................................................................................... 45

3.7.

ESD Performance .............................................................................................................................................. 45

3.8.

DC Electrical Characteristics .............................................................................................................................. 46

3.9.

Static Supply Current – C/E Devices .................................................................................................................. 47

3.10. Programming and Erase Supply Current – C/E Devices ..................................................................................... 48

3.11. sysI/O Recommended Operating Conditions ..................................................................................................... 49

3.12. sysI/O Single-Ended DC Electrical Characteristics .............................................................................................. 50

3.13. sysI/O Differential Electrical Characteristics ..................................................................................................... 51

3.13.1.

LVDS.......................................................................................................................................................... 51

3.13.2.

LVDS Emulation ........................................................................................................................................ 51

3.13.3.

BLVDS ....................................................................................................................................................... 52

3.13.4.

LVPECL....................................................................................................................................................... 53

3.13.5.

MIPI D-PHY Emulation .............................................................................................................................. 54

3.14. Typical Building Block Function Performance – C/E Devices ............................................................................ 57

3.14.1.

Pin-to-Pin Performance (LVCMOS25 12 mA Drive) .................................................................................. 57

3.14.2.

Register-to-Register Performance ............................................................................................................ 57

3.15. Derating Logic Timing ........................................................................................................................................ 57

3.16. Maximum sysI/O Buffer Performance .............................................................................................................. 58

3.17. MachXO3L/LF External Switching Characteristics – C/E Devices ...................................................................... 59

3.18. sysCLOCK PLL Timing ......................................................................................................................................... 65

3.19. NVCM/Flash Download Time ............................................................................................................................ 66

3.20. JTAG Port Timing Specifications ........................................................................................................................ 66

3.21. sysCONFIG Port Timing Specifications .............................................................................................................. 68

3.22. I

C Port Timing Specifications ........................................................................................................................... 69

3.23. SPI Port Timing Specifications ........................................................................................................................... 69

3.24. Switching Test Conditions ................................................................................................................................. 69

4. Signal Descriptions...................................................................................................................................................... 70

4.1.

Pin Information Summary ................................................................................................................................. 72

5. MachXO3 Part Number Description ........................................................................................................................... 77

6. Ordering Information ................................................................................................................................................. 78

6.1.

MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging ...... 78

6.2.

MachXO3LF Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging .... 81

References .......................................................................................................................................................................... 85

Revision History .................................................................................................................................................................. 86

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

MachXO3 Family

Data Sheet

Figures

Figure 2.1. Top View of the MachXO3L/LF-1300 Device ....................................................................................................10

Figure 2.2. Top View of the MachXO3L/LF-4300 Device ....................................................................................................11

Figure 2.3. PFU Block Diagram ............................................................................................................................................12

Figure 2.4. Slice Diagram ....................................................................................................................................................13

Figure 2.5. Primary Clocks for MachXO3L/F Devices ..........................................................................................................16

Figure 2.6. Secondary High Fanout Nets for MachXO3L/F Devices ....................................................................................17

Figure 2.7. PLL Diagram ......................................................................................................................................................18

Figure 2.8. sysMEM Memory Primitives .............................................................................................................................21

Figure 2.9. Memory Core Reset ..........................................................................................................................................23

Figure 2.10. EBR Asynchronous Reset (Including GSR) Timing Diagram .............................................................................23

Figure 2.11. Group of Four Programmable I/O Cells ..........................................................................................................25

Figure 2.12. Sentry Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)..........................................27

Figure 2.13. Input Gearbox .................................................................................................................................................28

Figure 2.14. Output Gearbox ..............................................................................................................................................30

Figure 2.15. MachXO3L/LF-1300 in 256 Ball Packages, MachXO3L/LF-2100, MachXO3L/LF-4300, MachXO3L/LF-6900 and

MachXO3L/LF-9400 Banks I/O Banks..................................................................................................................................33

Figure 2.16. MachXO3L/LF-640 and MachXO3L/LF-1300 Banks.........................................................................................34

Figure 2.17. Embedded Function Block Interface ...............................................................................................................35

Figure 2.18. I

C Core Block Diagram ...................................................................................................................................36

Figure 2.19. SPI Core Block Diagram ...................................................................................................................................37

Figure 2.20. Timer/Counter Block Diagram ........................................................................................................................38

Figure 3.1. LVDS Using External Resistors (LVDS25E) .........................................................................................................51

Figure 3.2. BLVDS Multi-point-Output Example .................................................................................................................52

Figure 3.3. Differential LVPECL ...........................................................................................................................................53

Figure 3.4. MIPI D-PHY Input Using External Resistors .......................................................................................................54

Figure 3.5. MIPI D-PHY Output Using External Resistors ....................................................................................................55

Figure 3.6.Receiver GDDR71_RX. Waveforms ....................................................................................................................64

Figure 3.7. Transmitter GDDR71_TX. Waveforms ..............................................................................................................64

Figure 3.8. JTAG Port Timing Waveforms ...........................................................................................................................67

Figure 3.9. Output Test Load, LVTTL and LVCMOS Standards ............................................................................................69

Tables

Table 1.1. MachXO3L/LF Family Selection Guide .................................................................................................................9

Table 2.1. Resources and Modes Available per Slice ..........................................................................................................12

Table 2.2. Slice Signal Descriptions .....................................................................................................................................13

Table 2.3. Number of Slices Required For Implementing Distributed RAM .......................................................................14

Table 2.4. PLL Signal Descriptions .......................................................................................................................................19

Table 2.5. sysMEM Block Configurations ............................................................................................................................20

Table 2.6. EBR Signal Descriptions ......................................................................................................................................21

Table 2.7. Programmable FIFO Flag Ranges........................................................................................................................22

Table 2.8. PIO Signal List .....................................................................................................................................................26

Table 2.9. Input Gearbox Signal List....................................................................................................................................27

Table 2.10. Output Gearbox Signal List...............................................................................................................................29

Table 2.11. Supported Input Standards...............................................................................................................................32

Table 2.12. Supported Output Standards............................................................................................................................32

Table 2.13. Available MCLK Frequencies ............................................................................................................................34

Table 2.14. I

C Core Signal Description ...............................................................................................................................36

Table 2.15. SPI Core Signal Description ..............................................................................................................................37

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

MachXO3 Family

Data Sheet

Table 2.16. Timer/Counter Signal Description.................................................................................................................... 39

Table 2.17. MachXO3L/LF Power Saving Features Description .......................................................................................... 40

Table 3.1. Absolute Maximum Rating

1, 2, 3

.......................................................................................................................... 44

Table 3.2. Recommended Operating Conditions

.............................................................................................................. 44

Table 3.3. Power Supply Ramp Rates ................................................................................................................................. 44

Table 3.4. Power-On Reset Voltage Levels ......................................................................................................................... 45

Table 3.5. Hot Socketing Specifications .............................................................................................................................. 45

Table 3.6. Programming/Erase Specifications .................................................................................................................... 45

Table 3.7. DC Electrical Characteristics ............................................................................................................................... 46

Table 3.8. Static Supply Current – C/E Devices

1, 2, 3, 6

.......................................................................................................... 47

Table 3.9. Programming and Erase Supply Current – C/E Devices

1, 2, 3, 4

............................................................................ 48

Table 3.10. sysI/O Recommended Operating Conditions ................................................................................................... 49

Table 3.11. sysI/O Single-Ended DC Electrical Charateristics

1, 2

.......................................................................................... 50

Table 3.12. LVDS ................................................................................................................................................................. 51

Table 3.13. LVDS25E DC Conditions.................................................................................................................................... 52

Table 3.14. BLVDS DC Condition ......................................................................................................................................... 53

Table 3.15. LVPECL DC Conditions ...................................................................................................................................... 54

Table 3.16. MIPI DC Conditions .......................................................................................................................................... 55

Table 3.17. MIPI D-PHY Output DC Conditions ................................................................................................................... 56

Table 3.18. Pin-to-Pin Performance (LVCMOS25 12 mA Drive) .......................................................................................... 57

Table 3.19. Register-to-Register Performance ................................................................................................................... 57

Table 3.20. Maximum sysI/O Buffer Performance ............................................................................................................. 58

Table 3.21. MachXO3L/LF External Switching Characteristics – C/E Devices

1, 2, 3, 4, 5, 6, 10

................................................... 59

Table 3.22. sysCLOCK PLL Timing ........................................................................................................................................ 65

Table 3.23. NVCM/Flash Download Time ........................................................................................................................... 66

Table 3.24. JTAG Port Timing Specifications ....................................................................................................................... 66

Table 3.25. sysCONFIG Port Timing Specifications ............................................................................................................. 68

Table 3.26. I

C Port Timing Specification ............................................................................................................................ 69

Table 3.27. SPI Port Timing Specifications .......................................................................................................................... 69

Table 3.28. Test Fixture Required Components, Non-Terminated Interfaces .................................................................... 69

Table 4.1. Signal Descriptions ............................................................................................................................................. 70

Table 4.2. MachXO3L/LF-640 and MachXO3L/LF-1300 ...................................................................................................... 72

Table 4.3. MachXO3L/LF-2100............................................................................................................................................ 73

Table 4.4. MachXO3L/LF-4300............................................................................................................................................ 74

Table 4.5. MachXO3L/LF-6900............................................................................................................................................ 75

Table 4.6. MachXO3L/LF-9400C.......................................................................................................................................... 76

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

推荐资源

外部只需2只电容即可工作的极性变换电源(ICL7660)

自动跟踪的高速球: 　　关键字：高速球　　一、自动跟踪的高速球　　自动跟踪（AutoTrack）的高速球是一种新型的摄像机，它可以通过编程执行“智能巡逻”，即按照预先编程的巡逻路线扫描一个区域，当发现运动 ......; gzycxfj 工业自动化与控制

冬暖夏凉自动调温的……建筑，你见过吗？（转）: 英剧《黑镜》的开场，有这样一个场景：一个雇员拿起她的公文包，坐进自己的汽车。在高速公路上导航线路之后，她手机上的提示直接把她带到离办公室最近的一个停车位。面部识别技术使她无需出示 ......; fish001 无线连接

嵌入式入门: 刚刚买了一个TQ2440开发板，目前正在学习，ARM的汇编指令。请问我该怎么样才能把一个类似hello word的程序下载到开发板上运行一下呢?...; tommyhung 嵌入式系统

如何接受N79心率带的数据: 最近碰到了个问题，我想做个软件，主要是想用生命体征测试仪把测试的数据传到手机上，现在测试仪主要想用N79心率带（比较便宜），蓝牙心率带是通过蓝牙SPP 和 OPP协议与手机或是PC进行通 ......; ypyp0431 嵌入式系统

请问MSP430F2370如何进行AD转换？谢谢: 查询资料看到2132,2232等都有10bit或12bit的AD转换模块，没有查到2370有此功能？怎么用该芯片进行模数转换，现在产品已经按此进行设计了，突然需要一个模数转换功能，请大侠给与指导，谢谢！ ......; wwwwfh 微控制器 MCU

红外解码的问题: 请问各位，怎样实现红外遥控器同一按键重复利用，例如每次按音量+键，音量就增大一点。以下是我调试的一个程序，四个数码管显示。上电开机时，系统启动，当按下一号键时四个数码管亮起，开始计 ......; mianbaoyjttao 51单片机

CATV的智能校园广播/考试系统的设计

传统的广播系统，一般需要由人工定时操作，且只能实现一路广播，功能少，传统的打铃设备，音源单一，声音刺耳，随着学校教学改革的不断深入，这些电教设备已不能满足学校的要求和发展，根据学校的需求，笔者利用电脑多媒体技术和单片机技术，结合CATV系统设计出了智能校园广播/考试系统，该系统不仅可以实现多路调频广播，而且可以寻址广播，控制校园任一广播终端的功能操作，如广播开关、声音调节和频道切换等，同时广播终...[详细]
调查称98%平板电脑使用ARM芯片

美国市场研究公司TownHall Research分析师杰米·汤森(Jamie Townsend)从ABI Research那里摘取了平板电脑市场现状的一些最新数据，他的结论是：在平板电脑的世界，苹果iPad和ARM处理器是绝对的主宰。 100%带有Wi-Fi功能汤森在报告中写到：“平板电脑从本质上讲属于连接设备，ABI称WiFi是平板电脑的基本要求之一，我们相信WiFi将继续成为主流...[详细]
基于AS3990芯片的UHF手持读写器设计

1.引言无线射频技术 RFID(radio frequency identification)是20 世纪90 年代兴起的一种非接触的自动识别技术，利用其射频信号空间传播的特性——通过空间耦合(交变磁场或电磁场)实现无接触信息传递，并通过所传递的信息来实现对被识别物体的自动识别。识别过程不需要物理接触，不需要人工管理即可完成标签信息的写入和读取。采用RFID 技术，可以一次性实现对多个目标以...[详细]
航天测控电子设备电路板故障诊断技术

　　随着科学技术的快速发展，特别是数字技术及各种超大规模集成电路的广泛应用，电子装备尤其是军用电子装备结构越来越复杂，功能越来越完善，自动化程度也越来越高。虽然电子系统的性能得到提高，但是对测试和维修保障也产生了测试流程复杂、测试时间长、维修保障困难、维修费用高等诸多问题，这些问题严重影响了电子设备的完好性和寿命周期。　　电路板故障诊断技术，可以快速、准确地对电子系统是否异常进行判断，...[详细]
基于倾角传感器设计的帆船姿态仪

　　帆船运动越来越受到人们的重视，如何利用现代科技手段辅助训练，来提高比赛成绩显得尤为重要。从赛场实时采集数据指导训练和减轻帆船教练工作强度方面考虑，设计帆船姿态仪，可使教练员了解每位运动员具体的训练细节，提高工作效率。　　1 帆船姿态仪的系统设计　　基于PIC16F877A设计的帆船姿态仪，能采集帆船行驶过程中的前后仰俯角、左右摇摆角、桅杆旋转角和GPS系统记录帆船行驶轨迹。系统每...[详细]
一种基于FM20L08的温度测试仪

　　1 引言　　高温测试仪主要用于加热过程中的温度跟踪测量和数据采集,通过对测试数据进行系统分析,研究炉内的温度分布和温差变化规律,分析影响加热质量的主要因素,对加热炉加热过程和加热制度进行优化,提高加热质量,降低燃料消耗。　　而在一些收集存储数据的系统，系统的电压可能变化不定或者突然断电，FM20L08就是针对这些系统可以用来直接替换异步静态存储器（SRAM）而设计的存储器，也是R...[详细]
自制健康节能的饮水机

一、电路的组成整个电路包括两部分： 1．节电控制电路如下图所示。包括延时电路、驱动电路。 (1)延时电路。包括集成电路U1(CD4541)。电阻R2、R3、R4，电容C4，按钮S0、S1。 (2)驱动电路：由R1、晶体管Q1、继电器J1、二极管D1组成。 2．凉、热水分开及水位指示电路如下图所示。包括基准电压电路、水位比较电路、驱动电路。 (1)基准电压电路。由电阻R6、R8、R11...[详细]
基于超声探测的停车场车位引导系统的研究

1、引言随着停车需求的增长，停车场的规模也越来越趋于大型化。国内对智能停车场也进行了大量的研究，但目前我国的停车场管理系统大多还存在智能化、集成度低的缺点，忽视了停车过程的自动化，特别是车位的引导。如何检测车位和引导司机方便的泊车也是停车管理的重要组成部分，该方案通过对最短路径有效算法和场内车位引导。及现场总线通讯等方面进行阐述，对特大型智能自动化停车场的设计具有一定的参考价值。 2、...[详细]
Blackfin汇聚式处理器如何以可扩展性取胜

汇聚式处理器满足扩展性需求当前嵌入式系统设计中，基于MCU、DSP、FPGA及ASIC的解决方案占据了超过90%的市场份额，这些方案各自在成本、功耗、集成度以及开发环境支持上具有不同的特点，而单就设计的可扩展性而言，DSP通常能提供比竞争性解决方案更强大的处理能力，为功能扩展提供了足够的性能裕量，而且基于软件的实现方式具有无可比拟的灵活性和扩展性优势。近年来，随着主流的DSP提供商在...[详细]
亚马逊手机正在测试今年或明年年初量产

亚马逊做手机这个消息大家这几周应该早听到了。这不，连美国最知名的华尔街日报都开始为期造势了。华尔街日报也得到确切的消息，亚马逊正在测试其手机。亚马逊手机今年年底或明年年初量产(图片引自theverge) 　　该媒体还得到消息，现在亚马逊正在于亚洲供应商进行磋商，洽谈合作事宜。有可能在今年年末或明年年初进行批量生产。手机的屏幕大概在4吋到5吋之间。这无疑又是一部大屏手机。亚马逊手...[详细]
环球企业家：失宠的Google四面楚歌

即使是抢在了苹果WWDC大会召开五天前发布3D地图，“最大输家”的名头还是毫无悬念地扣在了与苹果亦敌亦友的谷歌头上。令其挽回些颜面的是，在6月27日开幕的I／O大会召开前，谷歌只用了20分钟就将它的门票售罄—苹果WWDC则用了两小时。　　据市场分析公司最近一次调查显示，开发者每为苹果iPhone、iPad开发程序赚到1美元，从谷歌的Android只能赚到24美分。评论人士说，这可能会打击...[详细]
智能机出货价跌破300元:不支持3G和视频通话

　没有最低，只有更低，这难道是手机江湖的不二法则吗？而现在，连智能手机也羞羞答答报出了“白菜价”。　　在车公庙和部分3C电商网站，南都记者看到一款名为小蜜蜂的手机，出货定价299元，刷新了目前智能机市场的新低。记者在配置表上看到，这款型号为IOCO i9900的3.2英寸电容触屏机主频为1G，MTK 6515智能平台赫然在列，android2.3操作系统也是如假包换，WIFI、双卡双待也...[详细]
简化隔离式开关电源同步整流器设计的一种智能型驱动器

　一、引言　　在电源转换领域，输出直流电压不高的隔离式转换器（正激式、回扫式、双端式）都使用 MOSFET作为整流器件。由於这些器件上的导通损耗较小，能够提高效率，因而应用越来越广泛。　　为了这种电路能够正常运作，必须对同步整流器（SR）加以控制，这是基本的要求。同步整流器是用来取代二极管的，所以必须选择适当的方法，按照二极管的工作规律来驱动同步整流器。驱动信号必须用PWM控制信号来形成...[详细]
30 W以下功率的低功率LED通用照明应用

近年来，照明已经成为世界各国推动节能环保所瞄准的一个重要领域。据统计，全球每年约有20%的电能用于照明，这些电能中又有约40%用于低效的白炽灯照明。而随LED在光输出性能、成本等几乎各个方面的持续改进，LED通用照明已经成为白炽灯等传统照明的一种极引人注目的替代解决方案。典型的LED通用照明应用包括电灯泡和荧光灯管替代、嵌灯、街灯及停车灯、工作照明灯(台灯、橱柜内照明)、景观照明、广告牌文字...[详细]
汽车仪表板照明需要具有丰富功能的开关稳压器

　　电子系统处于汽车电源总线上不同的位置，因此经常需要在非常严格的电源要求下运作。其中包括负载突降、冷车发动、轻负载时非常低的功耗和低噪声工作。另外，宽工作电压范围，加上高瞬态电压和大范围温度偏移等要求使电子系统的设计更加复杂。雪上加霜的是，性能要求还在不断提高。系统的不同部分要求有多种电源电压。一般的导航系统可能有6个或更多不同的电源，如8V、5V、3.3V、2.5V、1.8V和1.5V。同时，...[详细]

器件捷径: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多