ASAHI KASEI
[AKD4626]
AKD4626
Evaluation board Rev.B for AK4626
GENERAL DESCRIPTION
The AKD4626 is an evaluation board for the AK4626, a single chip CODEC that includes two channels of
ADC and six channels of DAC. The AKD4626 also has the digital audio interface and can achieve the
interface with digital audio systems via opt-connector or BNC connector.
n
Ordering guide
AKD4626
---
Evaluation board for AK4626
(Cable for connecting with printer port of IBM-AT compatible PC
and control software are packed with this.) This control software can’t operate
on Windows NT.
FUNCTION
o
On-board analog input buffer circuit
o
Compatible with 2 types of interface
- DIT(AK4103)/DIR(AK4112B) with optical output/input and BNC input
- Direct interface with AC3 decoder by 10pin header
o
10pin header for serial control interface
-15V +15V
Regulator
GND
LIN
RIN
Input
Buffer
Control Data
10pin Header
LOUT1
ROUT1
LOUT2
ROUT2
AK4112B(DIR)
Output
Buffer
BNC In
Opt In
AK4626
AK4103(DIT)
Opt Out
AC3
LOUT3
10pin Header
ROUT3
Fig 1. AKD4626 Block Diagram
*Circuit
diagram and PCB layout are attached at the end of this manual.
<KM071600>
-1-
2003/4
ASAHI KASEI
[AKD4626]
n
Operation sequence
(1)
Set up the power supply lines.
[+12V]
(orange jack)
= +12
∼
+15V
[-12V]
(blue jack)
= -12
∼
-15V
[AGND] (black jack)
= 0V
[DGND] (black jack)
= 0V
Each supply line should be distributed from the power supply unit.
±12V
are supplied to analog interface.
+12V is regulated to +5V and +3.3V by regulators(T1,T2).
+5V is supplied to digital interface, AK4626 and TVDD of AK4112B.
+3.3V is supplied to AVDD and DVDD of AK4112B and TVDD of AK4626.
(2)
Set up the evaluation mode and jumper pins.
(See p.6.)
(3)
Power on.
The AK4626, AK4112B and AK4103 should be reset once bringing PDN(SW1) “L” upon power-up.
(4)
Set up software.
The control mode of AK4626 and AK4112B is fixed to “serial”.
The AKD4626 can be controlled via the printer port (parallel port) of IBM-AT
compatible PC. Connect PORT1(uP-I/F) with PC by 10-line flat cable
packed with the AKD4626.
Take care of the direction of connector. There is a mark at pin#1.
The pin layout of PORT1 is as Figure 2.
2
10
PORT1
uP-I/F
9
CSN
CCLK
CDTI
CDTO
1
Figure 2. PORT1 pin layout
<KM071600>
-2-
2003/4
ASAHI KASEI
[AKD4626]
n
Evaluation mode
1) Evaluation of ADC
TOTX176 is used for digital output. Clock mode of the AK4112B should be set to PLL mode or X’tal mode.
2) Evaluation of DAC
TORX176 or BNC is used for digital input. Clock mode of the AK4112B should be set to PLL mode. “4112A”
should be selected on JP4,5 and 7.
3) Loopback mode
Clock mode of the AK4112B should be set to PLL mode or X’tal mode. “4112A” should be selected
on JP4,5 and 7.
4) Evaluation of DAC using DSP
“DSP” should be selected on JP4,5 and 7.
AK4112B clock set-up
JP4,5,7
Used I/F
CM1=”0”, CM0=”0”(PLL mode) or
Don’t
TOTX176
CM1=”0”, CM0=”1”(X’tal mode)
care
optical output
DAC
CM1=”0”, CM0=”0”(PLL mode)
“4112A”
Loopback
CM1=”0”, CM0=”1”(X’tal mode)
“4112A”
Using DSP
CM1=”0”, CM0=”0”(PLL mode)
“DSP”
PORT5(10-pin Header)
(Note.)1. Software “4112.exe” packed with the AKD4626 is used for set-up of the AK4112B.
2. CM1 and CM0 bits are D5 and D4 of Addr=00H, respectively
Table 2.Evalution mode
n
DIP Switch set up. (See the datasheet of AK4626 and AK4103)
1.DFS_4529(SW2-1) set up of AK4626 Sampling speed(fs).
DFS_4529
OFF
ON
Sampling Speed (fs)
Normal Speed Mode
32kHz~48kHz
Double Speed Mode
64kHz~96kHz
Table 3. Set up of Sampling Speed (fs)
Evaluation mode
ADC
Default
2.V(SW2-2) set up of for AK4103Validity detect.
V
OFF
ON
Validity
Default
Valid
Invalid
Table 4. Set up of Validity
3.FS3(SW2-3) FS2(SW2-4) set up of AK4103 sampling frequency setting.
FS3
OFF
OFF
ON
ON
FS2
Sampling frequency setting
Default
OFF
44.1kHz
ON
48kHz
OFF
Reserved
ON
32kHz
Table 5. Set up of sampling frequency setting
4.CKS0(SW2-5) set up of AK4103 System Clock .
CKS1
OFF
ON
MCLK
fs
256fs
28k-108kHz Default
512fs
28k-54kz
Table 6.Set up of System Clock
<KM071600>
-3-
2003/4
ASAHI KASEI
[AKD4626]
5.DIF0(SW2-6) set up of AK4103 Audio Serial Interface Format.
DIF0
OFF
ON
Audio Serial
LRCK
BICK
Interface Format
24bit, Left justified
H/L
48fs-128fs
2
24bit, I S
L/H
48fs-128fs
Table 7. Set up of Audio Serial Interface Format
Default
n
Jumper pin set up
[JP1] (GND)
[JP4,5,7]
(SDTI1,2,3)
<DSP>
<4112A>
[JP3] (V/TX)
<V>
<TX>
---Analog GND and Digital GND
--- AK4626 SDTI1,2,3 input source select
: Serial Data is input from DSP via PORT4.
: Serial Data is input from AK4112B SDTO. <default>
--- AK4112B V/TX output select.
: Validity.
: Transmit channel (through data)
<default>
[JP2](OPT/COAX) --- The source of the biphase signal input to the AK4112B
<OPT_IN>
: Optical input to RX1 of AK4112B
<default>
<RX2>
: BNC input to RX1 of AK4112B
n
The function of the toggle SW.
[SW1] : Resets the AK4626, AK4112B and AK4103. Keep “H” during normal operation.
n
The indication content for LED.
[LE1] (DZF1)
[LE2] (DZF2_OVF)
[LE3] (ERF)
[LE4] (FS96)
[LE5] (AUTO)
[LE6] (V)
: Zero detection
: Zero detection or Overflow Detection
: AK4112B unlock and parity error output.
: AK4112B 96kHz sampling detect.
: AK4112B AC-3/MPEG detect.
: AK4112B Validity detect
<KM071600>
-4-
2003/4
ASAHI KASEI
[AKD4626]
n
Analog input circuit
3.0Vpp
Op-amp circuit
AK4626
22u
RIN 32
LIN 31
330
330
4580
+
-
6.0Vpp
Signal
Same circuit
1)
Gain
Gain of analog input circuit is
330/(330+330) = -6.02dB.
Therefore input level for this board is
+0.51dBV(=3.0Vpp)+6.02dB
= +6.53dBV = 6.00Vpp = 2.12Vrms.
<KM071600>
-5-
2003/4
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
