ASAHI KASEI
[AKD4554]
AKD4554-E
Evaluation board Rev.0 for AK4554
GENERAL DESCRIPTION
AKD4554-E is an evaluation board for the portable digital audio 16bit A/D and D/A converter, AK4554.
The AKD4554-E can evaluate A/D converter and D/A converter separately in addition to loopback mode
(A/D
→
D/A). The A/D section can be evaluated by interfacing with AKM’s DAC evaluation boards directly.
The AKD4554 has the interface with AKM’s ADC evaluation boards. Therefore, it’s easy to evaluate the
D/A section. The AKD4554-E also has the digital audio interface and can achieve the interface with digital
audio systems via opt-connector.
Ordering guide
AKD4554 -E
---
Evaluation board for AK4554
FUNCTION
•
Compatible with 2 types of interface
- Direct interface with AKM’s A/D & D/A converter evaluation boards
- DIT/DIR with optical input/output
REG
VDD
AGND
DGND
Opt In
Regulator
AK4114
DIT/DIR
AINL/
AINR
Opt Out
AK4554
10pin Header
DSP
AOUTL/
AOUTR
Figure 1. AKD4554-E Block Diagram
* Circuit diagram and PCB layout are attached at the end of this manual.
<KM077900>
-1-
2005/03
ASAHI KASEI
[AKD4554]
Evaluation Board Manual
Operation sequence
1) Set up the power supply lines.
[VDD] (Orange)
= 1.6
∼
3.6V
[REG] (Red)
= 5.0V
[AGND] (Black)
= 0V
[DGND] (Black)
= 0V
: for VDD of AK4554
: for regulator
: for analog ground (including VSS of AK4554)
: for logic ground
Each supply line should be distributed from the power supply unit.
2) Set up the evaluation mode, jumper pins and DIP switches.
(See the followings.)
3) Power on.
The AK4554 should be reset once bringing SW2 (PDN) “OFF” upon power-up.
<KM077900>
-2-
2005/03
ASAHI KASEI
[AKD4554]
Evaluation mode
Applicable Evaluation Mode
1) Evaluation of loopback mode (default)
2) Evaluation of D/A using A/D converted data
3) Evaluation of D/A using DIR (Optical Link)
4) Evaluation of A/D using D/A converted data
5) Evaluation of A/D using DIT (Optical Link)
6) All interface signals including master clock are fed externally.
5)
AKD43XX
4)
D/A Board
PORT2
DIT
AKD4554-E
1)
PORT1
DIR
PORT3
10pin-Header
CD
3)
AKD53XX
A/D Board
2)
Player
1) Evaluation of loopback mode. (default)
Nothing should be connected to PORT1/PORT3.
JP4
MCLK
JP5
SCLK
JP6
LRCK
JP7
SDTI
DIR
ADC
<KM077900>
-3-
2005/03
ASAHI KASEI
[AKD4554]
2) Evaluation of D/A using A/D converted data.
D/A part can be evaluated by connecting with AKM’s A/D evaluation boards via PORT3.
Nothing should be connected to PORT1
JP4
MCLK
JP5
SCLK
JP6
LRCK
JP7
SDTI
DIR
ADC
3) Evaluation of D/A using DIR. (Optical link)
PORT1 (TORX141) is used. DIR generates MCLK, SCLK, LRCK and SDATA from the received data
through optical connector (TORX141). Used for the evaluation using CD test disk. Nothing should be
connected to PORT2/PORT3.
JP4
MCLK
JP5
SCLK
JP6
LRCK
JP7
SDTI
DIR
ADC
4) Evaluation of A/D using D/A converted data.
A/D part can be evaluated by connecting with AKM’s D/A evaluation boards via PORT3.
Nothing should be connected to PORT1.
JP4
MCLK
JP5
SCLK
JP6
LRCK
JP7
SDTI
DIR
ADC
<KM077900>
-4-
2005/03
ASAHI KASEI
[AKD4554]
5) Evaluation of A/D using DIT. (Optical link)
PORT2 (TOTX141) is used. DIT generates audio bi-phase signal from received data and which is output
through optical connector (TOTX141). It is possible to connect AKM’s D/A converter evaluation boards
on the digital-amplifier, which equips DIR input.
JP4
MCLK
JP5
SCLK
JP6
LRCK
JP7
SDTI
DIR
ADC
6) All interfacing signals (MCLK, SCLK, LRCK) are fed from the external circuit through PORT3.
Under the following set-up, all external signals needed for the AK4554 to operate could be fed through
PORT3.
JP4
MCLK
JP5
SCLK
JP6
LRCK
JP7
SDTI
DIR
ADC
<KM077900>
-5-
2005/03
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
