74HC4024-Q100
7-stage binary ripple counter
Rev. 2 — 23 November 2018
Product data sheet
1. General description
The 74HC4024-Q100 is a 7-stage binary ripple counter with a clock input (CP), an overriding
asynchronous master reset input (MR) and seven fully buffered parallel outputs (Q0 to Q6). The
counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages
and forces all outputs LOW, independent of the state of CP. Each counter stage is a static toggle
flip-flop. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock
rise and fall times. Inputs include clamp diodes. This enables the use of current limiting resistors to
interface inputs to voltages in excess of V
CC
.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100
(Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
•
•
•
•
•
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
•
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Low-power dissipation
Complies with JEDEC standard no. 7A
CMOS input levels
ESD protection:
•
MIL-STD-883, method 3015 exceeds 2000 V
•
HBM JESD22-A114F exceeds 2000 V
•
MM JESD22-A115-A exceeds 200 V (C = 200 pF; R = 0 Ω)
3. Applications
•
•
Frequency dividing circuits
Time delay circuits.
4. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range
74HC4024D-Q100
-40 °C to +125 °C
Name
SO14
Description
plastic small outline package;
14 leads; body width 3.9 mm
Version
SOT108-1
Nexperia
74HC4024-Q100
7-stage binary ripple counter
5. Functional diagram
Q6 3
Q5 4
7-STAGE
COUNTER
Q4 5
Q3 6
Q2 9
Q1 11
Q0 12
1
Q0
CP
Q1
Q2
Q3
MR
Q4
Q5
Q6
001aab906
12
11
9
6
5
4
3
CP
1
MR
2
CTR7
1
0
+
CT
CT = 0
6
001aab907
12
11
9
6
5
4
3
2
2
001aab908
Fig. 1.
Logic symbol
Q
T
Q
RD
RD
Q
Fig. 2.
Functional diagram
Q
T
Q
RD
RD
Q
T
Q
RD
Fig. 3.
Q
IEC logic symbol
Q
T
Q
RD
RD
Q
CP
T
FF
1
FF
2
T
Q
FF
3
FF
4
FF
5
T
Q
FF
6
FF
7
Q
MR
Q0
Q1
Q2
Q3
Q4
Q5
Q6
001aab909
Fig. 4.
Logic diagram
6. Pinning information
6.1. Pinning
74HC4024
CP
MR
Q6
Q5
Q4
Q3
GND
1
2
3
4
5
6
7
001aab905
14 V
CC
13 n.c.
12 Q0
11 Q1
10 n.c.
9
8
Q2
n.c.
Fig. 5.
Pin configuration SOT108-1 (SO14)
74HC4024_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 2 — 23 November 2018
2 / 13
Nexperia
74HC4024-Q100
7-stage binary ripple counter
6.2. Pin description
Table 2. Pin description
Symbol
CP
MR
Q6, Q5, Q4, Q3, Q2, Q2, Q1, Q0
GND
n.c.
V
CC
Pin
1
2
3, 4, 5, 6, 9, 11, 12
7
8, 10, 13
14
Description
clock input (HIGH-to-LOW, edge-triggered)
master reset input (active HIGH)
parallel output
ground (0 V)
not connected
positive supply voltage
7. Functional description
Table 3. Function table
H = HIGH voltage level; L = LOW voltage level; X = don’t care; ↑ = LOW-to-HIGH clock transition;
↓ = HIGH-to-LOW clock transition.
Input
MR
H
L
CP
X
↑
↓
Output
Qn
L
no change
count
8. Limiting values
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
I
IK
I
OK
I
O
I
CC
I
GND
T
stg
P
tot
[1]
Parameter
supply voltage
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
total power dissipation
Conditions
V
I
< -0.5 V or V
I
> V
CC
+ 0.5 V
V
O
< -0.5 V or V
O
> V
CC
+ 0.5 V
V
O
= -0.5 V to V
CC
+ 0.5 V
Min
-0.5
-
-
-
-
-50
-65
[1]
-
Max
+7
±20
±20
±25
50
-
+150
500
Unit
V
mA
mA
mA
mA
mA
°C
mW
For SO16 package: P
tot
derates linearly with 8 mW/K above 70 °C.
74HC4024_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 2 — 23 November 2018
3 / 13
Nexperia
74HC4024-Q100
7-stage binary ripple counter
9. Recommended operating conditions
Table 5. Recommended operating conditions
Symbol
Parameter
Conditions
V
CC
V
I
V
O
Δt/ΔV
supply voltage
input voltage
output voltage
input transition rise and fall
rate
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
T
amb
ambient temperature
Min
2.0
0
0
-
-
-
-40
Typ
5.0
-
-
-
1.67
-
-
Max
6.0
V
CC
V
CC
625
139
83
+125
Unit
V
V
V
ns/V
ns/V
ns/V
°C
10. Static characteristics
Table 6. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol
T
amb
= 25 °C
V
IH
HIGH-level input voltage
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
V
IL
LOW-level input voltage
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
V
OH
HIGH-level output voltage
V
I
= V
IH
or V
IL
I
O
= -20 μA; V
CC
= 2.0 V
I
O
= -20 μA; V
CC
= 4.5 V
I
O
= -20 μA; V
CC
= 6.0 V
I
O
= -4 mA; V
CC
= 4.5 V
I
O
= -5.2 mA; V
CC
= 6.0 V
V
OL
LOW-level output voltage
V
I
= V
IH
or V
IL
I
O
= 20 μA; V
CC
= 2.0 V
I
O
= 20 μA; V
CC
= 4.5 V
I
O
= 20 μA; V
CC
= 6.0 V
I
O
= 4 mA; V
CC
= 4.5 V
I
O
= 5.2 mA; V
CC
= 6.0 V
I
I
I
CC
C
I
input leakage current
supply current
input capacitance
V
I
= V
CC
or GND; V
CC
= 6.0 V
V
I
= V
CC
or GND; I
O
= 0 A; V
CC
= 6.0 V
-
-
-
-
-
-
-
-
0
0
0
0.15
0.16
-
-
3.5
0.1
0.1
0.1
0.26
0.26
±0.1
8.0
-
V
V
V
V
V
μA
μA
pF
1.9
4.4
5.9
3.98
5.48
2.0
4.5
6.0
4.32
5.81
-
-
-
-
-
V
V
V
V
V
1.5
3.15
4.2
-
-
-
1.2
2.4
3.2
0.8
2.1
2.8
-
-
-
0.5
1.35
1.8
V
V
V
V
V
V
Parameter
Conditions
Min
Typ
Max
Unit
74HC4024_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 2 — 23 November 2018
4 / 13
Nexperia
74HC4024-Q100
7-stage binary ripple counter
Parameter
HIGH-level input voltage
Conditions
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
Min
1.5
3.15
4.2
-
-
-
1.9
4.4
5.9
3.84
5.34
-
-
-
-
-
-
-
1.5
3.15
4.2
-
-
-
1.9
4.4
5.9
3.7
5.2
-
-
-
-
-
-
-
Typ
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Max
-
-
-
0.5
1.35
1.8
-
-
-
-
-
0.1
0.1
0.1
0.33
0.33
±1.0
80
-
-
-
0.5
1.35
1.8
-
-
-
-
-
0.1
0.1
0.1
0.4
0.4
±1.0
160
Unit
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
μA
μA
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
μA
μA
Symbol
V
IH
T
amb
= -40 °C to +85 °C
V
IL
LOW-level input voltage
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
V
OH
HIGH-level output voltage
V
I
= V
IH
or V
IL
I
O
= -20 μA; V
CC
= 2.0 V
I
O
= -20 μA; V
CC
= 4.5 V
I
O
= -20 μA; V
CC
= 6.0 V
I
O
= -4 mA; V
CC
= 4.5 V
I
O
= -5.2 mA; V
CC
= 6.0 V
V
OL
LOW-level output voltage
V
I
= V
IH
or V
IL
I
O
= 20 μA; V
CC
= 2.0 V
I
O
= 20 μA; V
CC
= 4.5 V
I
O
= 20 μA; V
CC
= 6.0 V
I
O
= 4 mA; V
CC
= 4.5 V
I
O
= 5.2 mA; V
CC
= 6.0 V
I
I
I
CC
V
IH
input leakage current
supply current
HIGH-level input voltage
V
I
= V
CC
or GND; V
CC
= 6.0 V
V
I
= V
CC
or GND; I
O
= 0 A; V
CC
= 6.0 V
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
T
amb
= -40 °C to +125 °C
V
IL
LOW-level input voltage
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
V
OH
HIGH-level output voltage
V
I
= V
IH
or V
IL
I
O
= -20 μA; V
CC
= 2.0 V
I
O
= -20 μA; V
CC
= 4.5 V
I
O
= -20 μA; V
CC
= 6.0 V
I
O
= -4 mA; V
CC
= 4.5 V
I
O
= -5.2 mA; V
CC
= 6.0 V
V
OL
LOW-level output voltage
V
I
= V
IH
or V
IL
I
O
= 20 μA; V
CC
= 2.0 V
I
O
= 20 μA; V
CC
= 4.5 V
I
O
= 20 μA; V
CC
= 6.0 V
I
O
= 4 mA; V
CC
= 4.5 V
I
O
= 5.2 mA; V
CC
= 6.0 V
I
I
I
CC
input leakage current
supply current
V
I
= V
CC
or GND; V
CC
= 6.0 V
V
I
= V
CC
or GND; I
O
= 0 A; V
CC
= 6.0 V
74HC4024_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 2 — 23 November 2018
5 / 13
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
